iwl4965-base.c 257 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2007 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * James P. Ketrenos <ipw2100-admin@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. /*
  30. * NOTE: This file (iwl-base.c) is used to build to multiple hardware targets
  31. * by defining IWL to either 3945 or 4965. The Makefile used when building
  32. * the base targets will create base-3945.o and base-4965.o
  33. *
  34. * The eventual goal is to move as many of the #if IWL / #endif blocks out of
  35. * this file and into the hardware specific implementation files (iwl-XXXX.c)
  36. * and leave only the common (non #ifdef sprinkled) code in this file
  37. */
  38. #include <linux/kernel.h>
  39. #include <linux/module.h>
  40. #include <linux/version.h>
  41. #include <linux/init.h>
  42. #include <linux/pci.h>
  43. #include <linux/dma-mapping.h>
  44. #include <linux/delay.h>
  45. #include <linux/skbuff.h>
  46. #include <linux/netdevice.h>
  47. #include <linux/wireless.h>
  48. #include <linux/firmware.h>
  49. #include <linux/etherdevice.h>
  50. #include <linux/if_arp.h>
  51. #include <net/ieee80211_radiotap.h>
  52. #include <net/mac80211.h>
  53. #include <asm/div64.h>
  54. #define IWL 4965
  55. #include "iwlwifi.h"
  56. #include "iwl-4965.h"
  57. #include "iwl-helpers.h"
  58. #ifdef CONFIG_IWLWIFI_DEBUG
  59. u32 iwl_debug_level;
  60. #endif
  61. /******************************************************************************
  62. *
  63. * module boiler plate
  64. *
  65. ******************************************************************************/
  66. /* module parameters */
  67. int iwl_param_disable_hw_scan;
  68. int iwl_param_debug;
  69. int iwl_param_disable; /* def: enable radio */
  70. int iwl_param_antenna; /* def: 0 = both antennas (use diversity) */
  71. int iwl_param_hwcrypto; /* def: using software encryption */
  72. int iwl_param_qos_enable = 1;
  73. int iwl_param_queues_num = IWL_MAX_NUM_QUEUES;
  74. /*
  75. * module name, copyright, version, etc.
  76. * NOTE: DRV_NAME is defined in iwlwifi.h for use by iwl-debug.h and printk
  77. */
  78. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link 4965AGN driver for Linux"
  79. #ifdef CONFIG_IWLWIFI_DEBUG
  80. #define VD "d"
  81. #else
  82. #define VD
  83. #endif
  84. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  85. #define VS "s"
  86. #else
  87. #define VS
  88. #endif
  89. #define IWLWIFI_VERSION "1.1.17k" VD VS
  90. #define DRV_COPYRIGHT "Copyright(c) 2003-2007 Intel Corporation"
  91. #define DRV_VERSION IWLWIFI_VERSION
  92. /* Change firmware file name, using "-" and incrementing number,
  93. * *only* when uCode interface or architecture changes so that it
  94. * is not compatible with earlier drivers.
  95. * This number will also appear in << 8 position of 1st dword of uCode file */
  96. #define IWL4965_UCODE_API "-1"
  97. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  98. MODULE_VERSION(DRV_VERSION);
  99. MODULE_AUTHOR(DRV_COPYRIGHT);
  100. MODULE_LICENSE("GPL");
  101. __le16 *ieee80211_get_qos_ctrl(struct ieee80211_hdr *hdr)
  102. {
  103. u16 fc = le16_to_cpu(hdr->frame_control);
  104. int hdr_len = ieee80211_get_hdrlen(fc);
  105. if ((fc & 0x00cc) == (IEEE80211_STYPE_QOS_DATA | IEEE80211_FTYPE_DATA))
  106. return (__le16 *) ((u8 *) hdr + hdr_len - QOS_CONTROL_LEN);
  107. return NULL;
  108. }
  109. static const struct ieee80211_hw_mode *iwl_get_hw_mode(
  110. struct iwl_priv *priv, int mode)
  111. {
  112. int i;
  113. for (i = 0; i < 3; i++)
  114. if (priv->modes[i].mode == mode)
  115. return &priv->modes[i];
  116. return NULL;
  117. }
  118. static int iwl_is_empty_essid(const char *essid, int essid_len)
  119. {
  120. /* Single white space is for Linksys APs */
  121. if (essid_len == 1 && essid[0] == ' ')
  122. return 1;
  123. /* Otherwise, if the entire essid is 0, we assume it is hidden */
  124. while (essid_len) {
  125. essid_len--;
  126. if (essid[essid_len] != '\0')
  127. return 0;
  128. }
  129. return 1;
  130. }
  131. static const char *iwl_escape_essid(const char *essid, u8 essid_len)
  132. {
  133. static char escaped[IW_ESSID_MAX_SIZE * 2 + 1];
  134. const char *s = essid;
  135. char *d = escaped;
  136. if (iwl_is_empty_essid(essid, essid_len)) {
  137. memcpy(escaped, "<hidden>", sizeof("<hidden>"));
  138. return escaped;
  139. }
  140. essid_len = min(essid_len, (u8) IW_ESSID_MAX_SIZE);
  141. while (essid_len--) {
  142. if (*s == '\0') {
  143. *d++ = '\\';
  144. *d++ = '0';
  145. s++;
  146. } else
  147. *d++ = *s++;
  148. }
  149. *d = '\0';
  150. return escaped;
  151. }
  152. static void iwl_print_hex_dump(int level, void *p, u32 len)
  153. {
  154. #ifdef CONFIG_IWLWIFI_DEBUG
  155. if (!(iwl_debug_level & level))
  156. return;
  157. print_hex_dump(KERN_DEBUG, "iwl data: ", DUMP_PREFIX_OFFSET, 16, 1,
  158. p, len, 1);
  159. #endif
  160. }
  161. /*************** DMA-QUEUE-GENERAL-FUNCTIONS *****
  162. * DMA services
  163. *
  164. * Theory of operation
  165. *
  166. * A queue is a circular buffers with 'Read' and 'Write' pointers.
  167. * 2 empty entries always kept in the buffer to protect from overflow.
  168. *
  169. * For Tx queue, there are low mark and high mark limits. If, after queuing
  170. * the packet for Tx, free space become < low mark, Tx queue stopped. When
  171. * reclaiming packets (on 'tx done IRQ), if free space become > high mark,
  172. * Tx queue resumed.
  173. *
  174. * The IWL operates with six queues, one receive queue in the device's
  175. * sram, one transmit queue for sending commands to the device firmware,
  176. * and four transmit queues for data.
  177. ***************************************************/
  178. static int iwl_queue_space(const struct iwl_queue *q)
  179. {
  180. int s = q->last_used - q->first_empty;
  181. if (q->last_used > q->first_empty)
  182. s -= q->n_bd;
  183. if (s <= 0)
  184. s += q->n_window;
  185. /* keep some reserve to not confuse empty and full situations */
  186. s -= 2;
  187. if (s < 0)
  188. s = 0;
  189. return s;
  190. }
  191. /* XXX: n_bd must be power-of-two size */
  192. static inline int iwl_queue_inc_wrap(int index, int n_bd)
  193. {
  194. return ++index & (n_bd - 1);
  195. }
  196. /* XXX: n_bd must be power-of-two size */
  197. static inline int iwl_queue_dec_wrap(int index, int n_bd)
  198. {
  199. return --index & (n_bd - 1);
  200. }
  201. static inline int x2_queue_used(const struct iwl_queue *q, int i)
  202. {
  203. return q->first_empty > q->last_used ?
  204. (i >= q->last_used && i < q->first_empty) :
  205. !(i < q->last_used && i >= q->first_empty);
  206. }
  207. static inline u8 get_cmd_index(struct iwl_queue *q, u32 index, int is_huge)
  208. {
  209. if (is_huge)
  210. return q->n_window;
  211. return index & (q->n_window - 1);
  212. }
  213. static int iwl_queue_init(struct iwl_priv *priv, struct iwl_queue *q,
  214. int count, int slots_num, u32 id)
  215. {
  216. q->n_bd = count;
  217. q->n_window = slots_num;
  218. q->id = id;
  219. /* count must be power-of-two size, otherwise iwl_queue_inc_wrap
  220. * and iwl_queue_dec_wrap are broken. */
  221. BUG_ON(!is_power_of_2(count));
  222. /* slots_num must be power-of-two size, otherwise
  223. * get_cmd_index is broken. */
  224. BUG_ON(!is_power_of_2(slots_num));
  225. q->low_mark = q->n_window / 4;
  226. if (q->low_mark < 4)
  227. q->low_mark = 4;
  228. q->high_mark = q->n_window / 8;
  229. if (q->high_mark < 2)
  230. q->high_mark = 2;
  231. q->first_empty = q->last_used = 0;
  232. return 0;
  233. }
  234. static int iwl_tx_queue_alloc(struct iwl_priv *priv,
  235. struct iwl_tx_queue *txq, u32 id)
  236. {
  237. struct pci_dev *dev = priv->pci_dev;
  238. if (id != IWL_CMD_QUEUE_NUM) {
  239. txq->txb = kmalloc(sizeof(txq->txb[0]) *
  240. TFD_QUEUE_SIZE_MAX, GFP_KERNEL);
  241. if (!txq->txb) {
  242. IWL_ERROR("kmalloc for auxilary BD "
  243. "structures failed\n");
  244. goto error;
  245. }
  246. } else
  247. txq->txb = NULL;
  248. txq->bd = pci_alloc_consistent(dev,
  249. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX,
  250. &txq->q.dma_addr);
  251. if (!txq->bd) {
  252. IWL_ERROR("pci_alloc_consistent(%zd) failed\n",
  253. sizeof(txq->bd[0]) * TFD_QUEUE_SIZE_MAX);
  254. goto error;
  255. }
  256. txq->q.id = id;
  257. return 0;
  258. error:
  259. if (txq->txb) {
  260. kfree(txq->txb);
  261. txq->txb = NULL;
  262. }
  263. return -ENOMEM;
  264. }
  265. int iwl_tx_queue_init(struct iwl_priv *priv,
  266. struct iwl_tx_queue *txq, int slots_num, u32 txq_id)
  267. {
  268. struct pci_dev *dev = priv->pci_dev;
  269. int len;
  270. int rc = 0;
  271. /* alocate command space + one big command for scan since scan
  272. * command is very huge the system will not have two scan at the
  273. * same time */
  274. len = sizeof(struct iwl_cmd) * slots_num;
  275. if (txq_id == IWL_CMD_QUEUE_NUM)
  276. len += IWL_MAX_SCAN_SIZE;
  277. txq->cmd = pci_alloc_consistent(dev, len, &txq->dma_addr_cmd);
  278. if (!txq->cmd)
  279. return -ENOMEM;
  280. rc = iwl_tx_queue_alloc(priv, txq, txq_id);
  281. if (rc) {
  282. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  283. return -ENOMEM;
  284. }
  285. txq->need_update = 0;
  286. /* TFD_QUEUE_SIZE_MAX must be power-of-two size, otherwise
  287. * iwl_queue_inc_wrap and iwl_queue_dec_wrap are broken. */
  288. BUILD_BUG_ON(TFD_QUEUE_SIZE_MAX & (TFD_QUEUE_SIZE_MAX - 1));
  289. iwl_queue_init(priv, &txq->q, TFD_QUEUE_SIZE_MAX, slots_num, txq_id);
  290. iwl_hw_tx_queue_init(priv, txq);
  291. return 0;
  292. }
  293. /**
  294. * iwl_tx_queue_free - Deallocate DMA queue.
  295. * @txq: Transmit queue to deallocate.
  296. *
  297. * Empty queue by removing and destroying all BD's.
  298. * Free all buffers. txq itself is not freed.
  299. *
  300. */
  301. void iwl_tx_queue_free(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  302. {
  303. struct iwl_queue *q = &txq->q;
  304. struct pci_dev *dev = priv->pci_dev;
  305. int len;
  306. if (q->n_bd == 0)
  307. return;
  308. /* first, empty all BD's */
  309. for (; q->first_empty != q->last_used;
  310. q->last_used = iwl_queue_inc_wrap(q->last_used, q->n_bd))
  311. iwl_hw_txq_free_tfd(priv, txq);
  312. len = sizeof(struct iwl_cmd) * q->n_window;
  313. if (q->id == IWL_CMD_QUEUE_NUM)
  314. len += IWL_MAX_SCAN_SIZE;
  315. pci_free_consistent(dev, len, txq->cmd, txq->dma_addr_cmd);
  316. /* free buffers belonging to queue itself */
  317. if (txq->q.n_bd)
  318. pci_free_consistent(dev, sizeof(struct iwl_tfd_frame) *
  319. txq->q.n_bd, txq->bd, txq->q.dma_addr);
  320. if (txq->txb) {
  321. kfree(txq->txb);
  322. txq->txb = NULL;
  323. }
  324. /* 0 fill whole structure */
  325. memset(txq, 0, sizeof(*txq));
  326. }
  327. const u8 BROADCAST_ADDR[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  328. /*************** STATION TABLE MANAGEMENT ****
  329. *
  330. * NOTE: This needs to be overhauled to better synchronize between
  331. * how the iwl-4965.c is using iwl_hw_find_station vs. iwl-3945.c
  332. *
  333. * mac80211 should also be examined to determine if sta_info is duplicating
  334. * the functionality provided here
  335. */
  336. /**************************************************************/
  337. #if 0 /* temparary disable till we add real remove station */
  338. static u8 iwl_remove_station(struct iwl_priv *priv, const u8 *addr, int is_ap)
  339. {
  340. int index = IWL_INVALID_STATION;
  341. int i;
  342. unsigned long flags;
  343. spin_lock_irqsave(&priv->sta_lock, flags);
  344. if (is_ap)
  345. index = IWL_AP_ID;
  346. else if (is_broadcast_ether_addr(addr))
  347. index = priv->hw_setting.bcast_sta_id;
  348. else
  349. for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++)
  350. if (priv->stations[i].used &&
  351. !compare_ether_addr(priv->stations[i].sta.sta.addr,
  352. addr)) {
  353. index = i;
  354. break;
  355. }
  356. if (unlikely(index == IWL_INVALID_STATION))
  357. goto out;
  358. if (priv->stations[index].used) {
  359. priv->stations[index].used = 0;
  360. priv->num_stations--;
  361. }
  362. BUG_ON(priv->num_stations < 0);
  363. out:
  364. spin_unlock_irqrestore(&priv->sta_lock, flags);
  365. return 0;
  366. }
  367. #endif
  368. static void iwl_clear_stations_table(struct iwl_priv *priv)
  369. {
  370. unsigned long flags;
  371. spin_lock_irqsave(&priv->sta_lock, flags);
  372. priv->num_stations = 0;
  373. memset(priv->stations, 0, sizeof(priv->stations));
  374. spin_unlock_irqrestore(&priv->sta_lock, flags);
  375. }
  376. u8 iwl_add_station(struct iwl_priv *priv, const u8 *addr, int is_ap, u8 flags)
  377. {
  378. int i;
  379. int index = IWL_INVALID_STATION;
  380. struct iwl_station_entry *station;
  381. unsigned long flags_spin;
  382. DECLARE_MAC_BUF(mac);
  383. spin_lock_irqsave(&priv->sta_lock, flags_spin);
  384. if (is_ap)
  385. index = IWL_AP_ID;
  386. else if (is_broadcast_ether_addr(addr))
  387. index = priv->hw_setting.bcast_sta_id;
  388. else
  389. for (i = IWL_STA_ID; i < priv->hw_setting.max_stations; i++) {
  390. if (!compare_ether_addr(priv->stations[i].sta.sta.addr,
  391. addr)) {
  392. index = i;
  393. break;
  394. }
  395. if (!priv->stations[i].used &&
  396. index == IWL_INVALID_STATION)
  397. index = i;
  398. }
  399. /* These twh conditions has the same outcome but keep them separate
  400. since they have different meaning */
  401. if (unlikely(index == IWL_INVALID_STATION)) {
  402. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  403. return index;
  404. }
  405. if (priv->stations[index].used &&
  406. !compare_ether_addr(priv->stations[index].sta.sta.addr, addr)) {
  407. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  408. return index;
  409. }
  410. IWL_DEBUG_ASSOC("Add STA ID %d: %s\n", index, print_mac(mac, addr));
  411. station = &priv->stations[index];
  412. station->used = 1;
  413. priv->num_stations++;
  414. memset(&station->sta, 0, sizeof(struct iwl_addsta_cmd));
  415. memcpy(station->sta.sta.addr, addr, ETH_ALEN);
  416. station->sta.mode = 0;
  417. station->sta.sta.sta_id = index;
  418. station->sta.station_flags = 0;
  419. #ifdef CONFIG_IWLWIFI_HT
  420. /* BCAST station and IBSS stations do not work in HT mode */
  421. if (index != priv->hw_setting.bcast_sta_id &&
  422. priv->iw_mode != IEEE80211_IF_TYPE_IBSS)
  423. iwl4965_set_ht_add_station(priv, index);
  424. #endif /*CONFIG_IWLWIFI_HT*/
  425. spin_unlock_irqrestore(&priv->sta_lock, flags_spin);
  426. iwl_send_add_station(priv, &station->sta, flags);
  427. return index;
  428. }
  429. /*************** DRIVER STATUS FUNCTIONS *****/
  430. static inline int iwl_is_ready(struct iwl_priv *priv)
  431. {
  432. /* The adapter is 'ready' if READY and GEO_CONFIGURED bits are
  433. * set but EXIT_PENDING is not */
  434. return test_bit(STATUS_READY, &priv->status) &&
  435. test_bit(STATUS_GEO_CONFIGURED, &priv->status) &&
  436. !test_bit(STATUS_EXIT_PENDING, &priv->status);
  437. }
  438. static inline int iwl_is_alive(struct iwl_priv *priv)
  439. {
  440. return test_bit(STATUS_ALIVE, &priv->status);
  441. }
  442. static inline int iwl_is_init(struct iwl_priv *priv)
  443. {
  444. return test_bit(STATUS_INIT, &priv->status);
  445. }
  446. static inline int iwl_is_rfkill(struct iwl_priv *priv)
  447. {
  448. return test_bit(STATUS_RF_KILL_HW, &priv->status) ||
  449. test_bit(STATUS_RF_KILL_SW, &priv->status);
  450. }
  451. static inline int iwl_is_ready_rf(struct iwl_priv *priv)
  452. {
  453. if (iwl_is_rfkill(priv))
  454. return 0;
  455. return iwl_is_ready(priv);
  456. }
  457. /*************** HOST COMMAND QUEUE FUNCTIONS *****/
  458. #define IWL_CMD(x) case x : return #x
  459. static const char *get_cmd_string(u8 cmd)
  460. {
  461. switch (cmd) {
  462. IWL_CMD(REPLY_ALIVE);
  463. IWL_CMD(REPLY_ERROR);
  464. IWL_CMD(REPLY_RXON);
  465. IWL_CMD(REPLY_RXON_ASSOC);
  466. IWL_CMD(REPLY_QOS_PARAM);
  467. IWL_CMD(REPLY_RXON_TIMING);
  468. IWL_CMD(REPLY_ADD_STA);
  469. IWL_CMD(REPLY_REMOVE_STA);
  470. IWL_CMD(REPLY_REMOVE_ALL_STA);
  471. IWL_CMD(REPLY_TX);
  472. IWL_CMD(REPLY_RATE_SCALE);
  473. IWL_CMD(REPLY_LEDS_CMD);
  474. IWL_CMD(REPLY_TX_LINK_QUALITY_CMD);
  475. IWL_CMD(RADAR_NOTIFICATION);
  476. IWL_CMD(REPLY_QUIET_CMD);
  477. IWL_CMD(REPLY_CHANNEL_SWITCH);
  478. IWL_CMD(CHANNEL_SWITCH_NOTIFICATION);
  479. IWL_CMD(REPLY_SPECTRUM_MEASUREMENT_CMD);
  480. IWL_CMD(SPECTRUM_MEASURE_NOTIFICATION);
  481. IWL_CMD(POWER_TABLE_CMD);
  482. IWL_CMD(PM_SLEEP_NOTIFICATION);
  483. IWL_CMD(PM_DEBUG_STATISTIC_NOTIFIC);
  484. IWL_CMD(REPLY_SCAN_CMD);
  485. IWL_CMD(REPLY_SCAN_ABORT_CMD);
  486. IWL_CMD(SCAN_START_NOTIFICATION);
  487. IWL_CMD(SCAN_RESULTS_NOTIFICATION);
  488. IWL_CMD(SCAN_COMPLETE_NOTIFICATION);
  489. IWL_CMD(BEACON_NOTIFICATION);
  490. IWL_CMD(REPLY_TX_BEACON);
  491. IWL_CMD(WHO_IS_AWAKE_NOTIFICATION);
  492. IWL_CMD(QUIET_NOTIFICATION);
  493. IWL_CMD(REPLY_TX_PWR_TABLE_CMD);
  494. IWL_CMD(MEASURE_ABORT_NOTIFICATION);
  495. IWL_CMD(REPLY_BT_CONFIG);
  496. IWL_CMD(REPLY_STATISTICS_CMD);
  497. IWL_CMD(STATISTICS_NOTIFICATION);
  498. IWL_CMD(REPLY_CARD_STATE_CMD);
  499. IWL_CMD(CARD_STATE_NOTIFICATION);
  500. IWL_CMD(MISSED_BEACONS_NOTIFICATION);
  501. IWL_CMD(REPLY_CT_KILL_CONFIG_CMD);
  502. IWL_CMD(SENSITIVITY_CMD);
  503. IWL_CMD(REPLY_PHY_CALIBRATION_CMD);
  504. IWL_CMD(REPLY_RX_PHY_CMD);
  505. IWL_CMD(REPLY_RX_MPDU_CMD);
  506. IWL_CMD(REPLY_4965_RX);
  507. IWL_CMD(REPLY_COMPRESSED_BA);
  508. default:
  509. return "UNKNOWN";
  510. }
  511. }
  512. #define HOST_COMPLETE_TIMEOUT (HZ / 2)
  513. /**
  514. * iwl_enqueue_hcmd - enqueue a uCode command
  515. * @priv: device private data point
  516. * @cmd: a point to the ucode command structure
  517. *
  518. * The function returns < 0 values to indicate the operation is
  519. * failed. On success, it turns the index (> 0) of command in the
  520. * command queue.
  521. */
  522. static int iwl_enqueue_hcmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
  523. {
  524. struct iwl_tx_queue *txq = &priv->txq[IWL_CMD_QUEUE_NUM];
  525. struct iwl_queue *q = &txq->q;
  526. struct iwl_tfd_frame *tfd;
  527. u32 *control_flags;
  528. struct iwl_cmd *out_cmd;
  529. u32 idx;
  530. u16 fix_size = (u16)(cmd->len + sizeof(out_cmd->hdr));
  531. dma_addr_t phys_addr;
  532. int ret;
  533. unsigned long flags;
  534. /* If any of the command structures end up being larger than
  535. * the TFD_MAX_PAYLOAD_SIZE, and it sent as a 'small' command then
  536. * we will need to increase the size of the TFD entries */
  537. BUG_ON((fix_size > TFD_MAX_PAYLOAD_SIZE) &&
  538. !(cmd->meta.flags & CMD_SIZE_HUGE));
  539. if (iwl_queue_space(q) < ((cmd->meta.flags & CMD_ASYNC) ? 2 : 1)) {
  540. IWL_ERROR("No space for Tx\n");
  541. return -ENOSPC;
  542. }
  543. spin_lock_irqsave(&priv->hcmd_lock, flags);
  544. tfd = &txq->bd[q->first_empty];
  545. memset(tfd, 0, sizeof(*tfd));
  546. control_flags = (u32 *) tfd;
  547. idx = get_cmd_index(q, q->first_empty, cmd->meta.flags & CMD_SIZE_HUGE);
  548. out_cmd = &txq->cmd[idx];
  549. out_cmd->hdr.cmd = cmd->id;
  550. memcpy(&out_cmd->meta, &cmd->meta, sizeof(cmd->meta));
  551. memcpy(&out_cmd->cmd.payload, cmd->data, cmd->len);
  552. /* At this point, the out_cmd now has all of the incoming cmd
  553. * information */
  554. out_cmd->hdr.flags = 0;
  555. out_cmd->hdr.sequence = cpu_to_le16(QUEUE_TO_SEQ(IWL_CMD_QUEUE_NUM) |
  556. INDEX_TO_SEQ(q->first_empty));
  557. if (out_cmd->meta.flags & CMD_SIZE_HUGE)
  558. out_cmd->hdr.sequence |= cpu_to_le16(SEQ_HUGE_FRAME);
  559. phys_addr = txq->dma_addr_cmd + sizeof(txq->cmd[0]) * idx +
  560. offsetof(struct iwl_cmd, hdr);
  561. iwl_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, fix_size);
  562. IWL_DEBUG_HC("Sending command %s (#%x), seq: 0x%04X, "
  563. "%d bytes at %d[%d]:%d\n",
  564. get_cmd_string(out_cmd->hdr.cmd),
  565. out_cmd->hdr.cmd, le16_to_cpu(out_cmd->hdr.sequence),
  566. fix_size, q->first_empty, idx, IWL_CMD_QUEUE_NUM);
  567. txq->need_update = 1;
  568. ret = iwl4965_tx_queue_update_wr_ptr(priv, txq, 0);
  569. q->first_empty = iwl_queue_inc_wrap(q->first_empty, q->n_bd);
  570. iwl_tx_queue_update_write_ptr(priv, txq);
  571. spin_unlock_irqrestore(&priv->hcmd_lock, flags);
  572. return ret ? ret : idx;
  573. }
  574. int iwl_send_cmd_async(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
  575. {
  576. int ret;
  577. BUG_ON(!(cmd->meta.flags & CMD_ASYNC));
  578. /* An asynchronous command can not expect an SKB to be set. */
  579. BUG_ON(cmd->meta.flags & CMD_WANT_SKB);
  580. /* An asynchronous command MUST have a callback. */
  581. BUG_ON(!cmd->meta.u.callback);
  582. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  583. return -EBUSY;
  584. ret = iwl_enqueue_hcmd(priv, cmd);
  585. if (ret < 0) {
  586. IWL_ERROR("Error sending %s: iwl_enqueue_hcmd failed: %d\n",
  587. get_cmd_string(cmd->id), ret);
  588. return ret;
  589. }
  590. return 0;
  591. }
  592. int iwl_send_cmd_sync(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
  593. {
  594. int cmd_idx;
  595. int ret;
  596. static atomic_t entry = ATOMIC_INIT(0); /* reentrance protection */
  597. BUG_ON(cmd->meta.flags & CMD_ASYNC);
  598. /* A synchronous command can not have a callback set. */
  599. BUG_ON(cmd->meta.u.callback != NULL);
  600. if (atomic_xchg(&entry, 1)) {
  601. IWL_ERROR("Error sending %s: Already sending a host command\n",
  602. get_cmd_string(cmd->id));
  603. return -EBUSY;
  604. }
  605. set_bit(STATUS_HCMD_ACTIVE, &priv->status);
  606. if (cmd->meta.flags & CMD_WANT_SKB)
  607. cmd->meta.source = &cmd->meta;
  608. cmd_idx = iwl_enqueue_hcmd(priv, cmd);
  609. if (cmd_idx < 0) {
  610. ret = cmd_idx;
  611. IWL_ERROR("Error sending %s: iwl_enqueue_hcmd failed: %d\n",
  612. get_cmd_string(cmd->id), ret);
  613. goto out;
  614. }
  615. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  616. !test_bit(STATUS_HCMD_ACTIVE, &priv->status),
  617. HOST_COMPLETE_TIMEOUT);
  618. if (!ret) {
  619. if (test_bit(STATUS_HCMD_ACTIVE, &priv->status)) {
  620. IWL_ERROR("Error sending %s: time out after %dms.\n",
  621. get_cmd_string(cmd->id),
  622. jiffies_to_msecs(HOST_COMPLETE_TIMEOUT));
  623. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  624. ret = -ETIMEDOUT;
  625. goto cancel;
  626. }
  627. }
  628. if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
  629. IWL_DEBUG_INFO("Command %s aborted: RF KILL Switch\n",
  630. get_cmd_string(cmd->id));
  631. ret = -ECANCELED;
  632. goto fail;
  633. }
  634. if (test_bit(STATUS_FW_ERROR, &priv->status)) {
  635. IWL_DEBUG_INFO("Command %s failed: FW Error\n",
  636. get_cmd_string(cmd->id));
  637. ret = -EIO;
  638. goto fail;
  639. }
  640. if ((cmd->meta.flags & CMD_WANT_SKB) && !cmd->meta.u.skb) {
  641. IWL_ERROR("Error: Response NULL in '%s'\n",
  642. get_cmd_string(cmd->id));
  643. ret = -EIO;
  644. goto out;
  645. }
  646. ret = 0;
  647. goto out;
  648. cancel:
  649. if (cmd->meta.flags & CMD_WANT_SKB) {
  650. struct iwl_cmd *qcmd;
  651. /* Cancel the CMD_WANT_SKB flag for the cmd in the
  652. * TX cmd queue. Otherwise in case the cmd comes
  653. * in later, it will possibly set an invalid
  654. * address (cmd->meta.source). */
  655. qcmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_idx];
  656. qcmd->meta.flags &= ~CMD_WANT_SKB;
  657. }
  658. fail:
  659. if (cmd->meta.u.skb) {
  660. dev_kfree_skb_any(cmd->meta.u.skb);
  661. cmd->meta.u.skb = NULL;
  662. }
  663. out:
  664. atomic_set(&entry, 0);
  665. return ret;
  666. }
  667. int iwl_send_cmd(struct iwl_priv *priv, struct iwl_host_cmd *cmd)
  668. {
  669. /* A command can not be asynchronous AND expect an SKB to be set. */
  670. BUG_ON((cmd->meta.flags & CMD_ASYNC) &&
  671. (cmd->meta.flags & CMD_WANT_SKB));
  672. if (cmd->meta.flags & CMD_ASYNC)
  673. return iwl_send_cmd_async(priv, cmd);
  674. return iwl_send_cmd_sync(priv, cmd);
  675. }
  676. int iwl_send_cmd_pdu(struct iwl_priv *priv, u8 id, u16 len, const void *data)
  677. {
  678. struct iwl_host_cmd cmd = {
  679. .id = id,
  680. .len = len,
  681. .data = data,
  682. };
  683. return iwl_send_cmd_sync(priv, &cmd);
  684. }
  685. static int __must_check iwl_send_cmd_u32(struct iwl_priv *priv, u8 id, u32 val)
  686. {
  687. struct iwl_host_cmd cmd = {
  688. .id = id,
  689. .len = sizeof(val),
  690. .data = &val,
  691. };
  692. return iwl_send_cmd_sync(priv, &cmd);
  693. }
  694. int iwl_send_statistics_request(struct iwl_priv *priv)
  695. {
  696. return iwl_send_cmd_u32(priv, REPLY_STATISTICS_CMD, 0);
  697. }
  698. /**
  699. * iwl_rxon_add_station - add station into station table.
  700. *
  701. * there is only one AP station with id= IWL_AP_ID
  702. * NOTE: mutex must be held before calling the this fnction
  703. */
  704. static int iwl_rxon_add_station(struct iwl_priv *priv,
  705. const u8 *addr, int is_ap)
  706. {
  707. u8 sta_id;
  708. sta_id = iwl_add_station(priv, addr, is_ap, 0);
  709. iwl4965_add_station(priv, addr, is_ap);
  710. return sta_id;
  711. }
  712. /**
  713. * iwl_set_rxon_channel - Set the phymode and channel values in staging RXON
  714. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  715. * @channel: Any channel valid for the requested phymode
  716. * In addition to setting the staging RXON, priv->phymode is also set.
  717. *
  718. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  719. * in the staging RXON flag structure based on the phymode
  720. */
  721. static int iwl_set_rxon_channel(struct iwl_priv *priv, u8 phymode, u16 channel)
  722. {
  723. if (!iwl_get_channel_info(priv, phymode, channel)) {
  724. IWL_DEBUG_INFO("Could not set channel to %d [%d]\n",
  725. channel, phymode);
  726. return -EINVAL;
  727. }
  728. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  729. (priv->phymode == phymode))
  730. return 0;
  731. priv->staging_rxon.channel = cpu_to_le16(channel);
  732. if (phymode == MODE_IEEE80211A)
  733. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  734. else
  735. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  736. priv->phymode = phymode;
  737. IWL_DEBUG_INFO("Staging channel set to %d [%d]\n", channel, phymode);
  738. return 0;
  739. }
  740. /**
  741. * iwl_check_rxon_cmd - validate RXON structure is valid
  742. *
  743. * NOTE: This is really only useful during development and can eventually
  744. * be #ifdef'd out once the driver is stable and folks aren't actively
  745. * making changes
  746. */
  747. static int iwl_check_rxon_cmd(struct iwl_rxon_cmd *rxon)
  748. {
  749. int error = 0;
  750. int counter = 1;
  751. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  752. error |= le32_to_cpu(rxon->flags &
  753. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  754. RXON_FLG_RADAR_DETECT_MSK));
  755. if (error)
  756. IWL_WARNING("check 24G fields %d | %d\n",
  757. counter++, error);
  758. } else {
  759. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  760. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  761. if (error)
  762. IWL_WARNING("check 52 fields %d | %d\n",
  763. counter++, error);
  764. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  765. if (error)
  766. IWL_WARNING("check 52 CCK %d | %d\n",
  767. counter++, error);
  768. }
  769. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  770. if (error)
  771. IWL_WARNING("check mac addr %d | %d\n", counter++, error);
  772. /* make sure basic rates 6Mbps and 1Mbps are supported */
  773. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  774. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  775. if (error)
  776. IWL_WARNING("check basic rate %d | %d\n", counter++, error);
  777. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  778. if (error)
  779. IWL_WARNING("check assoc id %d | %d\n", counter++, error);
  780. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  781. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  782. if (error)
  783. IWL_WARNING("check CCK and short slot %d | %d\n",
  784. counter++, error);
  785. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  786. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  787. if (error)
  788. IWL_WARNING("check CCK & auto detect %d | %d\n",
  789. counter++, error);
  790. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  791. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  792. if (error)
  793. IWL_WARNING("check TGG and auto detect %d | %d\n",
  794. counter++, error);
  795. if (error)
  796. IWL_WARNING("Tuning to channel %d\n",
  797. le16_to_cpu(rxon->channel));
  798. if (error) {
  799. IWL_ERROR("Not a valid iwl_rxon_assoc_cmd field values\n");
  800. return -1;
  801. }
  802. return 0;
  803. }
  804. /**
  805. * iwl_full_rxon_required - determine if RXON_ASSOC can be used in RXON commit
  806. * @priv: staging_rxon is comapred to active_rxon
  807. *
  808. * If the RXON structure is changing sufficient to require a new
  809. * tune or to clear and reset the RXON_FILTER_ASSOC_MSK then return 1
  810. * to indicate a new tune is required.
  811. */
  812. static int iwl_full_rxon_required(struct iwl_priv *priv)
  813. {
  814. /* These items are only settable from the full RXON command */
  815. if (!(priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) ||
  816. compare_ether_addr(priv->staging_rxon.bssid_addr,
  817. priv->active_rxon.bssid_addr) ||
  818. compare_ether_addr(priv->staging_rxon.node_addr,
  819. priv->active_rxon.node_addr) ||
  820. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  821. priv->active_rxon.wlap_bssid_addr) ||
  822. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  823. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  824. (priv->staging_rxon.air_propagation !=
  825. priv->active_rxon.air_propagation) ||
  826. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  827. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  828. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  829. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  830. (priv->staging_rxon.rx_chain != priv->active_rxon.rx_chain) ||
  831. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  832. return 1;
  833. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  834. * be updated with the RXON_ASSOC command -- however only some
  835. * flag transitions are allowed using RXON_ASSOC */
  836. /* Check if we are not switching bands */
  837. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  838. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  839. return 1;
  840. /* Check if we are switching association toggle */
  841. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  842. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  843. return 1;
  844. return 0;
  845. }
  846. static int iwl_send_rxon_assoc(struct iwl_priv *priv)
  847. {
  848. int rc = 0;
  849. struct iwl_rx_packet *res = NULL;
  850. struct iwl_rxon_assoc_cmd rxon_assoc;
  851. struct iwl_host_cmd cmd = {
  852. .id = REPLY_RXON_ASSOC,
  853. .len = sizeof(rxon_assoc),
  854. .meta.flags = CMD_WANT_SKB,
  855. .data = &rxon_assoc,
  856. };
  857. const struct iwl_rxon_cmd *rxon1 = &priv->staging_rxon;
  858. const struct iwl_rxon_cmd *rxon2 = &priv->active_rxon;
  859. if ((rxon1->flags == rxon2->flags) &&
  860. (rxon1->filter_flags == rxon2->filter_flags) &&
  861. (rxon1->cck_basic_rates == rxon2->cck_basic_rates) &&
  862. (rxon1->ofdm_ht_single_stream_basic_rates ==
  863. rxon2->ofdm_ht_single_stream_basic_rates) &&
  864. (rxon1->ofdm_ht_dual_stream_basic_rates ==
  865. rxon2->ofdm_ht_dual_stream_basic_rates) &&
  866. (rxon1->rx_chain == rxon2->rx_chain) &&
  867. (rxon1->ofdm_basic_rates == rxon2->ofdm_basic_rates)) {
  868. IWL_DEBUG_INFO("Using current RXON_ASSOC. Not resending.\n");
  869. return 0;
  870. }
  871. rxon_assoc.flags = priv->staging_rxon.flags;
  872. rxon_assoc.filter_flags = priv->staging_rxon.filter_flags;
  873. rxon_assoc.ofdm_basic_rates = priv->staging_rxon.ofdm_basic_rates;
  874. rxon_assoc.cck_basic_rates = priv->staging_rxon.cck_basic_rates;
  875. rxon_assoc.reserved = 0;
  876. rxon_assoc.ofdm_ht_single_stream_basic_rates =
  877. priv->staging_rxon.ofdm_ht_single_stream_basic_rates;
  878. rxon_assoc.ofdm_ht_dual_stream_basic_rates =
  879. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates;
  880. rxon_assoc.rx_chain_select_flags = priv->staging_rxon.rx_chain;
  881. rc = iwl_send_cmd_sync(priv, &cmd);
  882. if (rc)
  883. return rc;
  884. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  885. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  886. IWL_ERROR("Bad return from REPLY_RXON_ASSOC command\n");
  887. rc = -EIO;
  888. }
  889. priv->alloc_rxb_skb--;
  890. dev_kfree_skb_any(cmd.meta.u.skb);
  891. return rc;
  892. }
  893. /**
  894. * iwl_commit_rxon - commit staging_rxon to hardware
  895. *
  896. * The RXON command in staging_rxon is commited to the hardware and
  897. * the active_rxon structure is updated with the new data. This
  898. * function correctly transitions out of the RXON_ASSOC_MSK state if
  899. * a HW tune is required based on the RXON structure changes.
  900. */
  901. static int iwl_commit_rxon(struct iwl_priv *priv)
  902. {
  903. /* cast away the const for active_rxon in this function */
  904. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  905. DECLARE_MAC_BUF(mac);
  906. int rc = 0;
  907. if (!iwl_is_alive(priv))
  908. return -1;
  909. /* always get timestamp with Rx frame */
  910. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  911. rc = iwl_check_rxon_cmd(&priv->staging_rxon);
  912. if (rc) {
  913. IWL_ERROR("Invalid RXON configuration. Not committing.\n");
  914. return -EINVAL;
  915. }
  916. /* If we don't need to send a full RXON, we can use
  917. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  918. * and other flags for the current radio configuration. */
  919. if (!iwl_full_rxon_required(priv)) {
  920. rc = iwl_send_rxon_assoc(priv);
  921. if (rc) {
  922. IWL_ERROR("Error setting RXON_ASSOC "
  923. "configuration (%d).\n", rc);
  924. return rc;
  925. }
  926. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  927. return 0;
  928. }
  929. /* station table will be cleared */
  930. priv->assoc_station_added = 0;
  931. #ifdef CONFIG_IWLWIFI_SENSITIVITY
  932. priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT;
  933. if (!priv->error_recovering)
  934. priv->start_calib = 0;
  935. iwl4965_init_sensitivity(priv, CMD_ASYNC, 1);
  936. #endif /* CONFIG_IWLWIFI_SENSITIVITY */
  937. /* If we are currently associated and the new config requires
  938. * an RXON_ASSOC and the new config wants the associated mask enabled,
  939. * we must clear the associated from the active configuration
  940. * before we apply the new config */
  941. if (iwl_is_associated(priv) &&
  942. (priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK)) {
  943. IWL_DEBUG_INFO("Toggling associated bit on current RXON\n");
  944. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  945. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  946. sizeof(struct iwl_rxon_cmd),
  947. &priv->active_rxon);
  948. /* If the mask clearing failed then we set
  949. * active_rxon back to what it was previously */
  950. if (rc) {
  951. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  952. IWL_ERROR("Error clearing ASSOC_MSK on current "
  953. "configuration (%d).\n", rc);
  954. return rc;
  955. }
  956. }
  957. IWL_DEBUG_INFO("Sending RXON\n"
  958. "* with%s RXON_FILTER_ASSOC_MSK\n"
  959. "* channel = %d\n"
  960. "* bssid = %s\n",
  961. ((priv->staging_rxon.filter_flags &
  962. RXON_FILTER_ASSOC_MSK) ? "" : "out"),
  963. le16_to_cpu(priv->staging_rxon.channel),
  964. print_mac(mac, priv->staging_rxon.bssid_addr));
  965. /* Apply the new configuration */
  966. rc = iwl_send_cmd_pdu(priv, REPLY_RXON,
  967. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  968. if (rc) {
  969. IWL_ERROR("Error setting new configuration (%d).\n", rc);
  970. return rc;
  971. }
  972. iwl_clear_stations_table(priv);
  973. #ifdef CONFIG_IWLWIFI_SENSITIVITY
  974. if (!priv->error_recovering)
  975. priv->start_calib = 0;
  976. priv->sensitivity_data.state = IWL_SENS_CALIB_NEED_REINIT;
  977. iwl4965_init_sensitivity(priv, CMD_ASYNC, 1);
  978. #endif /* CONFIG_IWLWIFI_SENSITIVITY */
  979. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  980. /* If we issue a new RXON command which required a tune then we must
  981. * send a new TXPOWER command or we won't be able to Tx any frames */
  982. rc = iwl_hw_reg_send_txpower(priv);
  983. if (rc) {
  984. IWL_ERROR("Error setting Tx power (%d).\n", rc);
  985. return rc;
  986. }
  987. /* Add the broadcast address so we can send broadcast frames */
  988. if (iwl_rxon_add_station(priv, BROADCAST_ADDR, 0) ==
  989. IWL_INVALID_STATION) {
  990. IWL_ERROR("Error adding BROADCAST address for transmit.\n");
  991. return -EIO;
  992. }
  993. /* If we have set the ASSOC_MSK and we are in BSS mode then
  994. * add the IWL_AP_ID to the station rate table */
  995. if (iwl_is_associated(priv) &&
  996. (priv->iw_mode == IEEE80211_IF_TYPE_STA)) {
  997. if (iwl_rxon_add_station(priv, priv->active_rxon.bssid_addr, 1)
  998. == IWL_INVALID_STATION) {
  999. IWL_ERROR("Error adding AP address for transmit.\n");
  1000. return -EIO;
  1001. }
  1002. priv->assoc_station_added = 1;
  1003. }
  1004. return 0;
  1005. }
  1006. static int iwl_send_bt_config(struct iwl_priv *priv)
  1007. {
  1008. struct iwl_bt_cmd bt_cmd = {
  1009. .flags = 3,
  1010. .lead_time = 0xAA,
  1011. .max_kill = 1,
  1012. .kill_ack_mask = 0,
  1013. .kill_cts_mask = 0,
  1014. };
  1015. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1016. sizeof(struct iwl_bt_cmd), &bt_cmd);
  1017. }
  1018. static int iwl_send_scan_abort(struct iwl_priv *priv)
  1019. {
  1020. int rc = 0;
  1021. struct iwl_rx_packet *res;
  1022. struct iwl_host_cmd cmd = {
  1023. .id = REPLY_SCAN_ABORT_CMD,
  1024. .meta.flags = CMD_WANT_SKB,
  1025. };
  1026. /* If there isn't a scan actively going on in the hardware
  1027. * then we are in between scan bands and not actually
  1028. * actively scanning, so don't send the abort command */
  1029. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  1030. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1031. return 0;
  1032. }
  1033. rc = iwl_send_cmd_sync(priv, &cmd);
  1034. if (rc) {
  1035. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1036. return rc;
  1037. }
  1038. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  1039. if (res->u.status != CAN_ABORT_STATUS) {
  1040. /* The scan abort will return 1 for success or
  1041. * 2 for "failure". A failure condition can be
  1042. * due to simply not being in an active scan which
  1043. * can occur if we send the scan abort before we
  1044. * the microcode has notified us that a scan is
  1045. * completed. */
  1046. IWL_DEBUG_INFO("SCAN_ABORT returned %d.\n", res->u.status);
  1047. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  1048. clear_bit(STATUS_SCAN_HW, &priv->status);
  1049. }
  1050. dev_kfree_skb_any(cmd.meta.u.skb);
  1051. return rc;
  1052. }
  1053. static int iwl_card_state_sync_callback(struct iwl_priv *priv,
  1054. struct iwl_cmd *cmd,
  1055. struct sk_buff *skb)
  1056. {
  1057. return 1;
  1058. }
  1059. /*
  1060. * CARD_STATE_CMD
  1061. *
  1062. * Use: Sets the internal card state to enable, disable, or halt
  1063. *
  1064. * When in the 'enable' state the card operates as normal.
  1065. * When in the 'disable' state, the card enters into a low power mode.
  1066. * When in the 'halt' state, the card is shut down and must be fully
  1067. * restarted to come back on.
  1068. */
  1069. static int iwl_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1070. {
  1071. struct iwl_host_cmd cmd = {
  1072. .id = REPLY_CARD_STATE_CMD,
  1073. .len = sizeof(u32),
  1074. .data = &flags,
  1075. .meta.flags = meta_flag,
  1076. };
  1077. if (meta_flag & CMD_ASYNC)
  1078. cmd.meta.u.callback = iwl_card_state_sync_callback;
  1079. return iwl_send_cmd(priv, &cmd);
  1080. }
  1081. static int iwl_add_sta_sync_callback(struct iwl_priv *priv,
  1082. struct iwl_cmd *cmd, struct sk_buff *skb)
  1083. {
  1084. struct iwl_rx_packet *res = NULL;
  1085. if (!skb) {
  1086. IWL_ERROR("Error: Response NULL in REPLY_ADD_STA.\n");
  1087. return 1;
  1088. }
  1089. res = (struct iwl_rx_packet *)skb->data;
  1090. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  1091. IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
  1092. res->hdr.flags);
  1093. return 1;
  1094. }
  1095. switch (res->u.add_sta.status) {
  1096. case ADD_STA_SUCCESS_MSK:
  1097. break;
  1098. default:
  1099. break;
  1100. }
  1101. /* We didn't cache the SKB; let the caller free it */
  1102. return 1;
  1103. }
  1104. int iwl_send_add_station(struct iwl_priv *priv,
  1105. struct iwl_addsta_cmd *sta, u8 flags)
  1106. {
  1107. struct iwl_rx_packet *res = NULL;
  1108. int rc = 0;
  1109. struct iwl_host_cmd cmd = {
  1110. .id = REPLY_ADD_STA,
  1111. .len = sizeof(struct iwl_addsta_cmd),
  1112. .meta.flags = flags,
  1113. .data = sta,
  1114. };
  1115. if (flags & CMD_ASYNC)
  1116. cmd.meta.u.callback = iwl_add_sta_sync_callback;
  1117. else
  1118. cmd.meta.flags |= CMD_WANT_SKB;
  1119. rc = iwl_send_cmd(priv, &cmd);
  1120. if (rc || (flags & CMD_ASYNC))
  1121. return rc;
  1122. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  1123. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  1124. IWL_ERROR("Bad return from REPLY_ADD_STA (0x%08X)\n",
  1125. res->hdr.flags);
  1126. rc = -EIO;
  1127. }
  1128. if (rc == 0) {
  1129. switch (res->u.add_sta.status) {
  1130. case ADD_STA_SUCCESS_MSK:
  1131. IWL_DEBUG_INFO("REPLY_ADD_STA PASSED\n");
  1132. break;
  1133. default:
  1134. rc = -EIO;
  1135. IWL_WARNING("REPLY_ADD_STA failed\n");
  1136. break;
  1137. }
  1138. }
  1139. priv->alloc_rxb_skb--;
  1140. dev_kfree_skb_any(cmd.meta.u.skb);
  1141. return rc;
  1142. }
  1143. static int iwl_update_sta_key_info(struct iwl_priv *priv,
  1144. struct ieee80211_key_conf *keyconf,
  1145. u8 sta_id)
  1146. {
  1147. unsigned long flags;
  1148. __le16 key_flags = 0;
  1149. switch (keyconf->alg) {
  1150. case ALG_CCMP:
  1151. key_flags |= STA_KEY_FLG_CCMP;
  1152. key_flags |= cpu_to_le16(
  1153. keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  1154. key_flags &= ~STA_KEY_FLG_INVALID;
  1155. break;
  1156. case ALG_TKIP:
  1157. case ALG_WEP:
  1158. return -EINVAL;
  1159. default:
  1160. return -EINVAL;
  1161. }
  1162. spin_lock_irqsave(&priv->sta_lock, flags);
  1163. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  1164. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  1165. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  1166. keyconf->keylen);
  1167. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  1168. keyconf->keylen);
  1169. priv->stations[sta_id].sta.key.key_flags = key_flags;
  1170. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  1171. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  1172. spin_unlock_irqrestore(&priv->sta_lock, flags);
  1173. IWL_DEBUG_INFO("hwcrypto: modify ucode station key info\n");
  1174. iwl_send_add_station(priv, &priv->stations[sta_id].sta, 0);
  1175. return 0;
  1176. }
  1177. static int iwl_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  1178. {
  1179. unsigned long flags;
  1180. spin_lock_irqsave(&priv->sta_lock, flags);
  1181. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  1182. memset(&priv->stations[sta_id].sta.key, 0, sizeof(struct iwl_keyinfo));
  1183. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  1184. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  1185. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  1186. spin_unlock_irqrestore(&priv->sta_lock, flags);
  1187. IWL_DEBUG_INFO("hwcrypto: clear ucode station key info\n");
  1188. iwl_send_add_station(priv, &priv->stations[sta_id].sta, 0);
  1189. return 0;
  1190. }
  1191. static void iwl_clear_free_frames(struct iwl_priv *priv)
  1192. {
  1193. struct list_head *element;
  1194. IWL_DEBUG_INFO("%d frames on pre-allocated heap on clear.\n",
  1195. priv->frames_count);
  1196. while (!list_empty(&priv->free_frames)) {
  1197. element = priv->free_frames.next;
  1198. list_del(element);
  1199. kfree(list_entry(element, struct iwl_frame, list));
  1200. priv->frames_count--;
  1201. }
  1202. if (priv->frames_count) {
  1203. IWL_WARNING("%d frames still in use. Did we lose one?\n",
  1204. priv->frames_count);
  1205. priv->frames_count = 0;
  1206. }
  1207. }
  1208. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  1209. {
  1210. struct iwl_frame *frame;
  1211. struct list_head *element;
  1212. if (list_empty(&priv->free_frames)) {
  1213. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  1214. if (!frame) {
  1215. IWL_ERROR("Could not allocate frame!\n");
  1216. return NULL;
  1217. }
  1218. priv->frames_count++;
  1219. return frame;
  1220. }
  1221. element = priv->free_frames.next;
  1222. list_del(element);
  1223. return list_entry(element, struct iwl_frame, list);
  1224. }
  1225. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  1226. {
  1227. memset(frame, 0, sizeof(*frame));
  1228. list_add(&frame->list, &priv->free_frames);
  1229. }
  1230. unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  1231. struct ieee80211_hdr *hdr,
  1232. const u8 *dest, int left)
  1233. {
  1234. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  1235. ((priv->iw_mode != IEEE80211_IF_TYPE_IBSS) &&
  1236. (priv->iw_mode != IEEE80211_IF_TYPE_AP)))
  1237. return 0;
  1238. if (priv->ibss_beacon->len > left)
  1239. return 0;
  1240. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  1241. return priv->ibss_beacon->len;
  1242. }
  1243. int iwl_rate_index_from_plcp(int plcp)
  1244. {
  1245. int i = 0;
  1246. if (plcp & RATE_MCS_HT_MSK) {
  1247. i = (plcp & 0xff);
  1248. if (i >= IWL_RATE_MIMO_6M_PLCP)
  1249. i = i - IWL_RATE_MIMO_6M_PLCP;
  1250. i += IWL_FIRST_OFDM_RATE;
  1251. /* skip 9M not supported in ht*/
  1252. if (i >= IWL_RATE_9M_INDEX)
  1253. i += 1;
  1254. if ((i >= IWL_FIRST_OFDM_RATE) &&
  1255. (i <= IWL_LAST_OFDM_RATE))
  1256. return i;
  1257. } else {
  1258. for (i = 0; i < ARRAY_SIZE(iwl_rates); i++)
  1259. if (iwl_rates[i].plcp == (plcp &0xFF))
  1260. return i;
  1261. }
  1262. return -1;
  1263. }
  1264. static u8 iwl_rate_get_lowest_plcp(int rate_mask)
  1265. {
  1266. u8 i;
  1267. for (i = IWL_RATE_1M_INDEX; i != IWL_RATE_INVALID;
  1268. i = iwl_rates[i].next_ieee) {
  1269. if (rate_mask & (1 << i))
  1270. return iwl_rates[i].plcp;
  1271. }
  1272. return IWL_RATE_INVALID;
  1273. }
  1274. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  1275. {
  1276. struct iwl_frame *frame;
  1277. unsigned int frame_size;
  1278. int rc;
  1279. u8 rate;
  1280. frame = iwl_get_free_frame(priv);
  1281. if (!frame) {
  1282. IWL_ERROR("Could not obtain free frame buffer for beacon "
  1283. "command.\n");
  1284. return -ENOMEM;
  1285. }
  1286. if (!(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)) {
  1287. rate = iwl_rate_get_lowest_plcp(priv->active_rate_basic &
  1288. 0xFF0);
  1289. if (rate == IWL_INVALID_RATE)
  1290. rate = IWL_RATE_6M_PLCP;
  1291. } else {
  1292. rate = iwl_rate_get_lowest_plcp(priv->active_rate_basic & 0xF);
  1293. if (rate == IWL_INVALID_RATE)
  1294. rate = IWL_RATE_1M_PLCP;
  1295. }
  1296. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  1297. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  1298. &frame->u.cmd[0]);
  1299. iwl_free_frame(priv, frame);
  1300. return rc;
  1301. }
  1302. /******************************************************************************
  1303. *
  1304. * EEPROM related functions
  1305. *
  1306. ******************************************************************************/
  1307. static void get_eeprom_mac(struct iwl_priv *priv, u8 *mac)
  1308. {
  1309. memcpy(mac, priv->eeprom.mac_address, 6);
  1310. }
  1311. /**
  1312. * iwl_eeprom_init - read EEPROM contents
  1313. *
  1314. * Load the EEPROM from adapter into priv->eeprom
  1315. *
  1316. * NOTE: This routine uses the non-debug IO access functions.
  1317. */
  1318. int iwl_eeprom_init(struct iwl_priv *priv)
  1319. {
  1320. u16 *e = (u16 *)&priv->eeprom;
  1321. u32 gp = iwl_read32(priv, CSR_EEPROM_GP);
  1322. u32 r;
  1323. int sz = sizeof(priv->eeprom);
  1324. int rc;
  1325. int i;
  1326. u16 addr;
  1327. /* The EEPROM structure has several padding buffers within it
  1328. * and when adding new EEPROM maps is subject to programmer errors
  1329. * which may be very difficult to identify without explicitly
  1330. * checking the resulting size of the eeprom map. */
  1331. BUILD_BUG_ON(sizeof(priv->eeprom) != IWL_EEPROM_IMAGE_SIZE);
  1332. if ((gp & CSR_EEPROM_GP_VALID_MSK) == CSR_EEPROM_GP_BAD_SIGNATURE) {
  1333. IWL_ERROR("EEPROM not found, EEPROM_GP=0x%08x", gp);
  1334. return -ENOENT;
  1335. }
  1336. rc = iwl_eeprom_aqcuire_semaphore(priv);
  1337. if (rc < 0) {
  1338. IWL_ERROR("Failed to aqcuire EEPROM semaphore.\n");
  1339. return -ENOENT;
  1340. }
  1341. /* eeprom is an array of 16bit values */
  1342. for (addr = 0; addr < sz; addr += sizeof(u16)) {
  1343. _iwl_write32(priv, CSR_EEPROM_REG, addr << 1);
  1344. _iwl_clear_bit(priv, CSR_EEPROM_REG, CSR_EEPROM_REG_BIT_CMD);
  1345. for (i = 0; i < IWL_EEPROM_ACCESS_TIMEOUT;
  1346. i += IWL_EEPROM_ACCESS_DELAY) {
  1347. r = _iwl_read_restricted(priv, CSR_EEPROM_REG);
  1348. if (r & CSR_EEPROM_REG_READ_VALID_MSK)
  1349. break;
  1350. udelay(IWL_EEPROM_ACCESS_DELAY);
  1351. }
  1352. if (!(r & CSR_EEPROM_REG_READ_VALID_MSK)) {
  1353. IWL_ERROR("Time out reading EEPROM[%d]", addr);
  1354. rc = -ETIMEDOUT;
  1355. goto done;
  1356. }
  1357. e[addr / 2] = le16_to_cpu(r >> 16);
  1358. }
  1359. rc = 0;
  1360. done:
  1361. iwl_eeprom_release_semaphore(priv);
  1362. return rc;
  1363. }
  1364. /******************************************************************************
  1365. *
  1366. * Misc. internal state and helper functions
  1367. *
  1368. ******************************************************************************/
  1369. #ifdef CONFIG_IWLWIFI_DEBUG
  1370. /**
  1371. * iwl_report_frame - dump frame to syslog during debug sessions
  1372. *
  1373. * hack this function to show different aspects of received frames,
  1374. * including selective frame dumps.
  1375. * group100 parameter selects whether to show 1 out of 100 good frames.
  1376. *
  1377. * TODO: ieee80211_hdr stuff is common to 3945 and 4965, so frame type
  1378. * info output is okay, but some of this stuff (e.g. iwl_rx_frame_stats)
  1379. * is 3945-specific and gives bad output for 4965. Need to split the
  1380. * functionality, keep common stuff here.
  1381. */
  1382. void iwl_report_frame(struct iwl_priv *priv,
  1383. struct iwl_rx_packet *pkt,
  1384. struct ieee80211_hdr *header, int group100)
  1385. {
  1386. u32 to_us;
  1387. u32 print_summary = 0;
  1388. u32 print_dump = 0; /* set to 1 to dump all frames' contents */
  1389. u32 hundred = 0;
  1390. u32 dataframe = 0;
  1391. u16 fc;
  1392. u16 seq_ctl;
  1393. u16 channel;
  1394. u16 phy_flags;
  1395. int rate_sym;
  1396. u16 length;
  1397. u16 status;
  1398. u16 bcn_tmr;
  1399. u32 tsf_low;
  1400. u64 tsf;
  1401. u8 rssi;
  1402. u8 agc;
  1403. u16 sig_avg;
  1404. u16 noise_diff;
  1405. struct iwl_rx_frame_stats *rx_stats = IWL_RX_STATS(pkt);
  1406. struct iwl_rx_frame_hdr *rx_hdr = IWL_RX_HDR(pkt);
  1407. struct iwl_rx_frame_end *rx_end = IWL_RX_END(pkt);
  1408. u8 *data = IWL_RX_DATA(pkt);
  1409. /* MAC header */
  1410. fc = le16_to_cpu(header->frame_control);
  1411. seq_ctl = le16_to_cpu(header->seq_ctrl);
  1412. /* metadata */
  1413. channel = le16_to_cpu(rx_hdr->channel);
  1414. phy_flags = le16_to_cpu(rx_hdr->phy_flags);
  1415. rate_sym = rx_hdr->rate;
  1416. length = le16_to_cpu(rx_hdr->len);
  1417. /* end-of-frame status and timestamp */
  1418. status = le32_to_cpu(rx_end->status);
  1419. bcn_tmr = le32_to_cpu(rx_end->beacon_timestamp);
  1420. tsf_low = le64_to_cpu(rx_end->timestamp) & 0x0ffffffff;
  1421. tsf = le64_to_cpu(rx_end->timestamp);
  1422. /* signal statistics */
  1423. rssi = rx_stats->rssi;
  1424. agc = rx_stats->agc;
  1425. sig_avg = le16_to_cpu(rx_stats->sig_avg);
  1426. noise_diff = le16_to_cpu(rx_stats->noise_diff);
  1427. to_us = !compare_ether_addr(header->addr1, priv->mac_addr);
  1428. /* if data frame is to us and all is good,
  1429. * (optionally) print summary for only 1 out of every 100 */
  1430. if (to_us && (fc & ~IEEE80211_FCTL_PROTECTED) ==
  1431. (IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) {
  1432. dataframe = 1;
  1433. if (!group100)
  1434. print_summary = 1; /* print each frame */
  1435. else if (priv->framecnt_to_us < 100) {
  1436. priv->framecnt_to_us++;
  1437. print_summary = 0;
  1438. } else {
  1439. priv->framecnt_to_us = 0;
  1440. print_summary = 1;
  1441. hundred = 1;
  1442. }
  1443. } else {
  1444. /* print summary for all other frames */
  1445. print_summary = 1;
  1446. }
  1447. if (print_summary) {
  1448. char *title;
  1449. u32 rate;
  1450. if (hundred)
  1451. title = "100Frames";
  1452. else if (fc & IEEE80211_FCTL_RETRY)
  1453. title = "Retry";
  1454. else if (ieee80211_is_assoc_response(fc))
  1455. title = "AscRsp";
  1456. else if (ieee80211_is_reassoc_response(fc))
  1457. title = "RasRsp";
  1458. else if (ieee80211_is_probe_response(fc)) {
  1459. title = "PrbRsp";
  1460. print_dump = 1; /* dump frame contents */
  1461. } else if (ieee80211_is_beacon(fc)) {
  1462. title = "Beacon";
  1463. print_dump = 1; /* dump frame contents */
  1464. } else if (ieee80211_is_atim(fc))
  1465. title = "ATIM";
  1466. else if (ieee80211_is_auth(fc))
  1467. title = "Auth";
  1468. else if (ieee80211_is_deauth(fc))
  1469. title = "DeAuth";
  1470. else if (ieee80211_is_disassoc(fc))
  1471. title = "DisAssoc";
  1472. else
  1473. title = "Frame";
  1474. rate = iwl_rate_index_from_plcp(rate_sym);
  1475. if (rate == -1)
  1476. rate = 0;
  1477. else
  1478. rate = iwl_rates[rate].ieee / 2;
  1479. /* print frame summary.
  1480. * MAC addresses show just the last byte (for brevity),
  1481. * but you can hack it to show more, if you'd like to. */
  1482. if (dataframe)
  1483. IWL_DEBUG_RX("%s: mhd=0x%04x, dst=0x%02x, "
  1484. "len=%u, rssi=%d, chnl=%d, rate=%u, \n",
  1485. title, fc, header->addr1[5],
  1486. length, rssi, channel, rate);
  1487. else {
  1488. /* src/dst addresses assume managed mode */
  1489. IWL_DEBUG_RX("%s: 0x%04x, dst=0x%02x, "
  1490. "src=0x%02x, rssi=%u, tim=%lu usec, "
  1491. "phy=0x%02x, chnl=%d\n",
  1492. title, fc, header->addr1[5],
  1493. header->addr3[5], rssi,
  1494. tsf_low - priv->scan_start_tsf,
  1495. phy_flags, channel);
  1496. }
  1497. }
  1498. if (print_dump)
  1499. iwl_print_hex_dump(IWL_DL_RX, data, length);
  1500. }
  1501. #endif
  1502. static void iwl_unset_hw_setting(struct iwl_priv *priv)
  1503. {
  1504. if (priv->hw_setting.shared_virt)
  1505. pci_free_consistent(priv->pci_dev,
  1506. sizeof(struct iwl_shared),
  1507. priv->hw_setting.shared_virt,
  1508. priv->hw_setting.shared_phys);
  1509. }
  1510. /**
  1511. * iwl_supported_rate_to_ie - fill in the supported rate in IE field
  1512. *
  1513. * return : set the bit for each supported rate insert in ie
  1514. */
  1515. static u16 iwl_supported_rate_to_ie(u8 *ie, u16 supported_rate,
  1516. u16 basic_rate, int *left)
  1517. {
  1518. u16 ret_rates = 0, bit;
  1519. int i;
  1520. u8 *cnt = ie;
  1521. u8 *rates = ie + 1;
  1522. for (bit = 1, i = 0; i < IWL_RATE_COUNT; i++, bit <<= 1) {
  1523. if (bit & supported_rate) {
  1524. ret_rates |= bit;
  1525. rates[*cnt] = iwl_rates[i].ieee |
  1526. ((bit & basic_rate) ? 0x80 : 0x00);
  1527. (*cnt)++;
  1528. (*left)--;
  1529. if ((*left <= 0) ||
  1530. (*cnt >= IWL_SUPPORTED_RATES_IE_LEN))
  1531. break;
  1532. }
  1533. }
  1534. return ret_rates;
  1535. }
  1536. #ifdef CONFIG_IWLWIFI_HT
  1537. void static iwl_set_ht_capab(struct ieee80211_hw *hw,
  1538. struct ieee80211_ht_capability *ht_cap,
  1539. u8 use_wide_chan);
  1540. #endif
  1541. /**
  1542. * iwl_fill_probe_req - fill in all required fields and IE for probe request
  1543. */
  1544. static u16 iwl_fill_probe_req(struct iwl_priv *priv,
  1545. struct ieee80211_mgmt *frame,
  1546. int left, int is_direct)
  1547. {
  1548. int len = 0;
  1549. u8 *pos = NULL;
  1550. u16 active_rates, ret_rates, cck_rates;
  1551. /* Make sure there is enough space for the probe request,
  1552. * two mandatory IEs and the data */
  1553. left -= 24;
  1554. if (left < 0)
  1555. return 0;
  1556. len += 24;
  1557. frame->frame_control = cpu_to_le16(IEEE80211_STYPE_PROBE_REQ);
  1558. memcpy(frame->da, BROADCAST_ADDR, ETH_ALEN);
  1559. memcpy(frame->sa, priv->mac_addr, ETH_ALEN);
  1560. memcpy(frame->bssid, BROADCAST_ADDR, ETH_ALEN);
  1561. frame->seq_ctrl = 0;
  1562. /* fill in our indirect SSID IE */
  1563. /* ...next IE... */
  1564. left -= 2;
  1565. if (left < 0)
  1566. return 0;
  1567. len += 2;
  1568. pos = &(frame->u.probe_req.variable[0]);
  1569. *pos++ = WLAN_EID_SSID;
  1570. *pos++ = 0;
  1571. /* fill in our direct SSID IE... */
  1572. if (is_direct) {
  1573. /* ...next IE... */
  1574. left -= 2 + priv->essid_len;
  1575. if (left < 0)
  1576. return 0;
  1577. /* ... fill it in... */
  1578. *pos++ = WLAN_EID_SSID;
  1579. *pos++ = priv->essid_len;
  1580. memcpy(pos, priv->essid, priv->essid_len);
  1581. pos += priv->essid_len;
  1582. len += 2 + priv->essid_len;
  1583. }
  1584. /* fill in supported rate */
  1585. /* ...next IE... */
  1586. left -= 2;
  1587. if (left < 0)
  1588. return 0;
  1589. /* ... fill it in... */
  1590. *pos++ = WLAN_EID_SUPP_RATES;
  1591. *pos = 0;
  1592. priv->active_rate = priv->rates_mask;
  1593. active_rates = priv->active_rate;
  1594. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1595. cck_rates = IWL_CCK_RATES_MASK & active_rates;
  1596. ret_rates = iwl_supported_rate_to_ie(pos, cck_rates,
  1597. priv->active_rate_basic, &left);
  1598. active_rates &= ~ret_rates;
  1599. ret_rates = iwl_supported_rate_to_ie(pos, active_rates,
  1600. priv->active_rate_basic, &left);
  1601. active_rates &= ~ret_rates;
  1602. len += 2 + *pos;
  1603. pos += (*pos) + 1;
  1604. if (active_rates == 0)
  1605. goto fill_end;
  1606. /* fill in supported extended rate */
  1607. /* ...next IE... */
  1608. left -= 2;
  1609. if (left < 0)
  1610. return 0;
  1611. /* ... fill it in... */
  1612. *pos++ = WLAN_EID_EXT_SUPP_RATES;
  1613. *pos = 0;
  1614. iwl_supported_rate_to_ie(pos, active_rates,
  1615. priv->active_rate_basic, &left);
  1616. if (*pos > 0)
  1617. len += 2 + *pos;
  1618. #ifdef CONFIG_IWLWIFI_HT
  1619. if (is_direct && priv->is_ht_enabled) {
  1620. u8 use_wide_chan = 1;
  1621. if (priv->channel_width != IWL_CHANNEL_WIDTH_40MHZ)
  1622. use_wide_chan = 0;
  1623. pos += (*pos) + 1;
  1624. *pos++ = WLAN_EID_HT_CAPABILITY;
  1625. *pos++ = sizeof(struct ieee80211_ht_capability);
  1626. iwl_set_ht_capab(NULL, (struct ieee80211_ht_capability *)pos,
  1627. use_wide_chan);
  1628. len += 2 + sizeof(struct ieee80211_ht_capability);
  1629. }
  1630. #endif /*CONFIG_IWLWIFI_HT */
  1631. fill_end:
  1632. return (u16)len;
  1633. }
  1634. /*
  1635. * QoS support
  1636. */
  1637. #ifdef CONFIG_IWLWIFI_QOS
  1638. static int iwl_send_qos_params_command(struct iwl_priv *priv,
  1639. struct iwl_qosparam_cmd *qos)
  1640. {
  1641. return iwl_send_cmd_pdu(priv, REPLY_QOS_PARAM,
  1642. sizeof(struct iwl_qosparam_cmd), qos);
  1643. }
  1644. static void iwl_reset_qos(struct iwl_priv *priv)
  1645. {
  1646. u16 cw_min = 15;
  1647. u16 cw_max = 1023;
  1648. u8 aifs = 2;
  1649. u8 is_legacy = 0;
  1650. unsigned long flags;
  1651. int i;
  1652. spin_lock_irqsave(&priv->lock, flags);
  1653. priv->qos_data.qos_active = 0;
  1654. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS) {
  1655. if (priv->qos_data.qos_enable)
  1656. priv->qos_data.qos_active = 1;
  1657. if (!(priv->active_rate & 0xfff0)) {
  1658. cw_min = 31;
  1659. is_legacy = 1;
  1660. }
  1661. } else if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  1662. if (priv->qos_data.qos_enable)
  1663. priv->qos_data.qos_active = 1;
  1664. } else if (!(priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK)) {
  1665. cw_min = 31;
  1666. is_legacy = 1;
  1667. }
  1668. if (priv->qos_data.qos_active)
  1669. aifs = 3;
  1670. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  1671. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  1672. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  1673. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  1674. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  1675. if (priv->qos_data.qos_active) {
  1676. i = 1;
  1677. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  1678. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  1679. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  1680. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  1681. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1682. i = 2;
  1683. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1684. cpu_to_le16((cw_min + 1) / 2 - 1);
  1685. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1686. cpu_to_le16(cw_max);
  1687. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  1688. if (is_legacy)
  1689. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1690. cpu_to_le16(6016);
  1691. else
  1692. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1693. cpu_to_le16(3008);
  1694. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1695. i = 3;
  1696. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1697. cpu_to_le16((cw_min + 1) / 4 - 1);
  1698. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1699. cpu_to_le16((cw_max + 1) / 2 - 1);
  1700. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  1701. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1702. if (is_legacy)
  1703. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1704. cpu_to_le16(3264);
  1705. else
  1706. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  1707. cpu_to_le16(1504);
  1708. } else {
  1709. for (i = 1; i < 4; i++) {
  1710. priv->qos_data.def_qos_parm.ac[i].cw_min =
  1711. cpu_to_le16(cw_min);
  1712. priv->qos_data.def_qos_parm.ac[i].cw_max =
  1713. cpu_to_le16(cw_max);
  1714. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  1715. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  1716. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  1717. }
  1718. }
  1719. IWL_DEBUG_QOS("set QoS to default \n");
  1720. spin_unlock_irqrestore(&priv->lock, flags);
  1721. }
  1722. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  1723. {
  1724. unsigned long flags;
  1725. if (priv == NULL)
  1726. return;
  1727. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1728. return;
  1729. if (!priv->qos_data.qos_enable)
  1730. return;
  1731. spin_lock_irqsave(&priv->lock, flags);
  1732. priv->qos_data.def_qos_parm.qos_flags = 0;
  1733. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  1734. !priv->qos_data.qos_cap.q_AP.txop_request)
  1735. priv->qos_data.def_qos_parm.qos_flags |=
  1736. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  1737. if (priv->qos_data.qos_active)
  1738. priv->qos_data.def_qos_parm.qos_flags |=
  1739. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  1740. spin_unlock_irqrestore(&priv->lock, flags);
  1741. if (force || iwl_is_associated(priv)) {
  1742. IWL_DEBUG_QOS("send QoS cmd with Qos active %d \n",
  1743. priv->qos_data.qos_active);
  1744. iwl_send_qos_params_command(priv,
  1745. &(priv->qos_data.def_qos_parm));
  1746. }
  1747. }
  1748. #endif /* CONFIG_IWLWIFI_QOS */
  1749. /*
  1750. * Power management (not Tx power!) functions
  1751. */
  1752. #define MSEC_TO_USEC 1024
  1753. #define NOSLP __constant_cpu_to_le16(0), 0, 0
  1754. #define SLP IWL_POWER_DRIVER_ALLOW_SLEEP_MSK, 0, 0
  1755. #define SLP_TIMEOUT(T) __constant_cpu_to_le32((T) * MSEC_TO_USEC)
  1756. #define SLP_VEC(X0, X1, X2, X3, X4) {__constant_cpu_to_le32(X0), \
  1757. __constant_cpu_to_le32(X1), \
  1758. __constant_cpu_to_le32(X2), \
  1759. __constant_cpu_to_le32(X3), \
  1760. __constant_cpu_to_le32(X4)}
  1761. /* default power management (not Tx power) table values */
  1762. /* for tim 0-10 */
  1763. static struct iwl_power_vec_entry range_0[IWL_POWER_AC] = {
  1764. {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
  1765. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500), SLP_VEC(1, 2, 3, 4, 4)}, 0},
  1766. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300), SLP_VEC(2, 4, 6, 7, 7)}, 0},
  1767. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100), SLP_VEC(2, 6, 9, 9, 10)}, 0},
  1768. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 10)}, 1},
  1769. {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25), SLP_VEC(4, 7, 10, 10, 10)}, 1}
  1770. };
  1771. /* for tim > 10 */
  1772. static struct iwl_power_vec_entry range_1[IWL_POWER_AC] = {
  1773. {{NOSLP, SLP_TIMEOUT(0), SLP_TIMEOUT(0), SLP_VEC(0, 0, 0, 0, 0)}, 0},
  1774. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(500),
  1775. SLP_VEC(1, 2, 3, 4, 0xFF)}, 0},
  1776. {{SLP, SLP_TIMEOUT(200), SLP_TIMEOUT(300),
  1777. SLP_VEC(2, 4, 6, 7, 0xFF)}, 0},
  1778. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(100),
  1779. SLP_VEC(2, 6, 9, 9, 0xFF)}, 0},
  1780. {{SLP, SLP_TIMEOUT(50), SLP_TIMEOUT(25), SLP_VEC(2, 7, 9, 9, 0xFF)}, 0},
  1781. {{SLP, SLP_TIMEOUT(25), SLP_TIMEOUT(25),
  1782. SLP_VEC(4, 7, 10, 10, 0xFF)}, 0}
  1783. };
  1784. int iwl_power_init_handle(struct iwl_priv *priv)
  1785. {
  1786. int rc = 0, i;
  1787. struct iwl_power_mgr *pow_data;
  1788. int size = sizeof(struct iwl_power_vec_entry) * IWL_POWER_AC;
  1789. u16 pci_pm;
  1790. IWL_DEBUG_POWER("Initialize power \n");
  1791. pow_data = &(priv->power_data);
  1792. memset(pow_data, 0, sizeof(*pow_data));
  1793. pow_data->active_index = IWL_POWER_RANGE_0;
  1794. pow_data->dtim_val = 0xffff;
  1795. memcpy(&pow_data->pwr_range_0[0], &range_0[0], size);
  1796. memcpy(&pow_data->pwr_range_1[0], &range_1[0], size);
  1797. rc = pci_read_config_word(priv->pci_dev, PCI_LINK_CTRL, &pci_pm);
  1798. if (rc != 0)
  1799. return 0;
  1800. else {
  1801. struct iwl_powertable_cmd *cmd;
  1802. IWL_DEBUG_POWER("adjust power command flags\n");
  1803. for (i = 0; i < IWL_POWER_AC; i++) {
  1804. cmd = &pow_data->pwr_range_0[i].cmd;
  1805. if (pci_pm & 0x1)
  1806. cmd->flags &= ~IWL_POWER_PCI_PM_MSK;
  1807. else
  1808. cmd->flags |= IWL_POWER_PCI_PM_MSK;
  1809. }
  1810. }
  1811. return rc;
  1812. }
  1813. static int iwl_update_power_cmd(struct iwl_priv *priv,
  1814. struct iwl_powertable_cmd *cmd, u32 mode)
  1815. {
  1816. int rc = 0, i;
  1817. u8 skip;
  1818. u32 max_sleep = 0;
  1819. struct iwl_power_vec_entry *range;
  1820. u8 period = 0;
  1821. struct iwl_power_mgr *pow_data;
  1822. if (mode > IWL_POWER_INDEX_5) {
  1823. IWL_DEBUG_POWER("Error invalid power mode \n");
  1824. return -1;
  1825. }
  1826. pow_data = &(priv->power_data);
  1827. if (pow_data->active_index == IWL_POWER_RANGE_0)
  1828. range = &pow_data->pwr_range_0[0];
  1829. else
  1830. range = &pow_data->pwr_range_1[1];
  1831. memcpy(cmd, &range[mode].cmd, sizeof(struct iwl_powertable_cmd));
  1832. #ifdef IWL_MAC80211_DISABLE
  1833. if (priv->assoc_network != NULL) {
  1834. unsigned long flags;
  1835. period = priv->assoc_network->tim.tim_period;
  1836. }
  1837. #endif /*IWL_MAC80211_DISABLE */
  1838. skip = range[mode].no_dtim;
  1839. if (period == 0) {
  1840. period = 1;
  1841. skip = 0;
  1842. }
  1843. if (skip == 0) {
  1844. max_sleep = period;
  1845. cmd->flags &= ~IWL_POWER_SLEEP_OVER_DTIM_MSK;
  1846. } else {
  1847. __le32 slp_itrvl = cmd->sleep_interval[IWL_POWER_VEC_SIZE - 1];
  1848. max_sleep = (le32_to_cpu(slp_itrvl) / period) * period;
  1849. cmd->flags |= IWL_POWER_SLEEP_OVER_DTIM_MSK;
  1850. }
  1851. for (i = 0; i < IWL_POWER_VEC_SIZE; i++) {
  1852. if (le32_to_cpu(cmd->sleep_interval[i]) > max_sleep)
  1853. cmd->sleep_interval[i] = cpu_to_le32(max_sleep);
  1854. }
  1855. IWL_DEBUG_POWER("Flags value = 0x%08X\n", cmd->flags);
  1856. IWL_DEBUG_POWER("Tx timeout = %u\n", le32_to_cpu(cmd->tx_data_timeout));
  1857. IWL_DEBUG_POWER("Rx timeout = %u\n", le32_to_cpu(cmd->rx_data_timeout));
  1858. IWL_DEBUG_POWER("Sleep interval vector = { %d , %d , %d , %d , %d }\n",
  1859. le32_to_cpu(cmd->sleep_interval[0]),
  1860. le32_to_cpu(cmd->sleep_interval[1]),
  1861. le32_to_cpu(cmd->sleep_interval[2]),
  1862. le32_to_cpu(cmd->sleep_interval[3]),
  1863. le32_to_cpu(cmd->sleep_interval[4]));
  1864. return rc;
  1865. }
  1866. static int iwl_send_power_mode(struct iwl_priv *priv, u32 mode)
  1867. {
  1868. u32 final_mode = mode;
  1869. int rc;
  1870. struct iwl_powertable_cmd cmd;
  1871. /* If on battery, set to 3,
  1872. * if plugged into AC power, set to CAM ("continuosly aware mode"),
  1873. * else user level */
  1874. switch (mode) {
  1875. case IWL_POWER_BATTERY:
  1876. final_mode = IWL_POWER_INDEX_3;
  1877. break;
  1878. case IWL_POWER_AC:
  1879. final_mode = IWL_POWER_MODE_CAM;
  1880. break;
  1881. default:
  1882. final_mode = mode;
  1883. break;
  1884. }
  1885. cmd.keep_alive_beacons = 0;
  1886. iwl_update_power_cmd(priv, &cmd, final_mode);
  1887. rc = iwl_send_cmd_pdu(priv, POWER_TABLE_CMD, sizeof(cmd), &cmd);
  1888. if (final_mode == IWL_POWER_MODE_CAM)
  1889. clear_bit(STATUS_POWER_PMI, &priv->status);
  1890. else
  1891. set_bit(STATUS_POWER_PMI, &priv->status);
  1892. return rc;
  1893. }
  1894. int iwl_is_network_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  1895. {
  1896. /* Filter incoming packets to determine if they are targeted toward
  1897. * this network, discarding packets coming from ourselves */
  1898. switch (priv->iw_mode) {
  1899. case IEEE80211_IF_TYPE_IBSS: /* Header: Dest. | Source | BSSID */
  1900. /* packets from our adapter are dropped (echo) */
  1901. if (!compare_ether_addr(header->addr2, priv->mac_addr))
  1902. return 0;
  1903. /* {broad,multi}cast packets to our IBSS go through */
  1904. if (is_multicast_ether_addr(header->addr1))
  1905. return !compare_ether_addr(header->addr3, priv->bssid);
  1906. /* packets to our adapter go through */
  1907. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1908. case IEEE80211_IF_TYPE_STA: /* Header: Dest. | AP{BSSID} | Source */
  1909. /* packets from our adapter are dropped (echo) */
  1910. if (!compare_ether_addr(header->addr3, priv->mac_addr))
  1911. return 0;
  1912. /* {broad,multi}cast packets to our BSS go through */
  1913. if (is_multicast_ether_addr(header->addr1))
  1914. return !compare_ether_addr(header->addr2, priv->bssid);
  1915. /* packets to our adapter go through */
  1916. return !compare_ether_addr(header->addr1, priv->mac_addr);
  1917. }
  1918. return 1;
  1919. }
  1920. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  1921. const char *iwl_get_tx_fail_reason(u32 status)
  1922. {
  1923. switch (status & TX_STATUS_MSK) {
  1924. case TX_STATUS_SUCCESS:
  1925. return "SUCCESS";
  1926. TX_STATUS_ENTRY(SHORT_LIMIT);
  1927. TX_STATUS_ENTRY(LONG_LIMIT);
  1928. TX_STATUS_ENTRY(FIFO_UNDERRUN);
  1929. TX_STATUS_ENTRY(MGMNT_ABORT);
  1930. TX_STATUS_ENTRY(NEXT_FRAG);
  1931. TX_STATUS_ENTRY(LIFE_EXPIRE);
  1932. TX_STATUS_ENTRY(DEST_PS);
  1933. TX_STATUS_ENTRY(ABORTED);
  1934. TX_STATUS_ENTRY(BT_RETRY);
  1935. TX_STATUS_ENTRY(STA_INVALID);
  1936. TX_STATUS_ENTRY(FRAG_DROPPED);
  1937. TX_STATUS_ENTRY(TID_DISABLE);
  1938. TX_STATUS_ENTRY(FRAME_FLUSHED);
  1939. TX_STATUS_ENTRY(INSUFFICIENT_CF_POLL);
  1940. TX_STATUS_ENTRY(TX_LOCKED);
  1941. TX_STATUS_ENTRY(NO_BEACON_ON_RADAR);
  1942. }
  1943. return "UNKNOWN";
  1944. }
  1945. /**
  1946. * iwl_scan_cancel - Cancel any currently executing HW scan
  1947. *
  1948. * NOTE: priv->mutex is not required before calling this function
  1949. */
  1950. static int iwl_scan_cancel(struct iwl_priv *priv)
  1951. {
  1952. if (!test_bit(STATUS_SCAN_HW, &priv->status)) {
  1953. clear_bit(STATUS_SCANNING, &priv->status);
  1954. return 0;
  1955. }
  1956. if (test_bit(STATUS_SCANNING, &priv->status)) {
  1957. if (!test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  1958. IWL_DEBUG_SCAN("Queuing scan abort.\n");
  1959. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  1960. queue_work(priv->workqueue, &priv->abort_scan);
  1961. } else
  1962. IWL_DEBUG_SCAN("Scan abort already in progress.\n");
  1963. return test_bit(STATUS_SCANNING, &priv->status);
  1964. }
  1965. return 0;
  1966. }
  1967. /**
  1968. * iwl_scan_cancel_timeout - Cancel any currently executing HW scan
  1969. * @ms: amount of time to wait (in milliseconds) for scan to abort
  1970. *
  1971. * NOTE: priv->mutex must be held before calling this function
  1972. */
  1973. static int iwl_scan_cancel_timeout(struct iwl_priv *priv, unsigned long ms)
  1974. {
  1975. unsigned long now = jiffies;
  1976. int ret;
  1977. ret = iwl_scan_cancel(priv);
  1978. if (ret && ms) {
  1979. mutex_unlock(&priv->mutex);
  1980. while (!time_after(jiffies, now + msecs_to_jiffies(ms)) &&
  1981. test_bit(STATUS_SCANNING, &priv->status))
  1982. msleep(1);
  1983. mutex_lock(&priv->mutex);
  1984. return test_bit(STATUS_SCANNING, &priv->status);
  1985. }
  1986. return ret;
  1987. }
  1988. static void iwl_sequence_reset(struct iwl_priv *priv)
  1989. {
  1990. /* Reset ieee stats */
  1991. /* We don't reset the net_device_stats (ieee->stats) on
  1992. * re-association */
  1993. priv->last_seq_num = -1;
  1994. priv->last_frag_num = -1;
  1995. priv->last_packet_time = 0;
  1996. iwl_scan_cancel(priv);
  1997. }
  1998. #define MAX_UCODE_BEACON_INTERVAL 4096
  1999. #define INTEL_CONN_LISTEN_INTERVAL __constant_cpu_to_le16(0xA)
  2000. static __le16 iwl_adjust_beacon_interval(u16 beacon_val)
  2001. {
  2002. u16 new_val = 0;
  2003. u16 beacon_factor = 0;
  2004. beacon_factor =
  2005. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  2006. / MAX_UCODE_BEACON_INTERVAL;
  2007. new_val = beacon_val / beacon_factor;
  2008. return cpu_to_le16(new_val);
  2009. }
  2010. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  2011. {
  2012. u64 interval_tm_unit;
  2013. u64 tsf, result;
  2014. unsigned long flags;
  2015. struct ieee80211_conf *conf = NULL;
  2016. u16 beacon_int = 0;
  2017. conf = ieee80211_get_hw_conf(priv->hw);
  2018. spin_lock_irqsave(&priv->lock, flags);
  2019. priv->rxon_timing.timestamp.dw[1] = cpu_to_le32(priv->timestamp1);
  2020. priv->rxon_timing.timestamp.dw[0] = cpu_to_le32(priv->timestamp0);
  2021. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  2022. tsf = priv->timestamp1;
  2023. tsf = ((tsf << 32) | priv->timestamp0);
  2024. beacon_int = priv->beacon_int;
  2025. spin_unlock_irqrestore(&priv->lock, flags);
  2026. if (priv->iw_mode == IEEE80211_IF_TYPE_STA) {
  2027. if (beacon_int == 0) {
  2028. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  2029. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  2030. } else {
  2031. priv->rxon_timing.beacon_interval =
  2032. cpu_to_le16(beacon_int);
  2033. priv->rxon_timing.beacon_interval =
  2034. iwl_adjust_beacon_interval(
  2035. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2036. }
  2037. priv->rxon_timing.atim_window = 0;
  2038. } else {
  2039. priv->rxon_timing.beacon_interval =
  2040. iwl_adjust_beacon_interval(conf->beacon_int);
  2041. /* TODO: we need to get atim_window from upper stack
  2042. * for now we set to 0 */
  2043. priv->rxon_timing.atim_window = 0;
  2044. }
  2045. interval_tm_unit =
  2046. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  2047. result = do_div(tsf, interval_tm_unit);
  2048. priv->rxon_timing.beacon_init_val =
  2049. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  2050. IWL_DEBUG_ASSOC
  2051. ("beacon interval %d beacon timer %d beacon tim %d\n",
  2052. le16_to_cpu(priv->rxon_timing.beacon_interval),
  2053. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  2054. le16_to_cpu(priv->rxon_timing.atim_window));
  2055. }
  2056. static int iwl_scan_initiate(struct iwl_priv *priv)
  2057. {
  2058. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  2059. IWL_ERROR("APs don't scan.\n");
  2060. return 0;
  2061. }
  2062. if (!iwl_is_ready_rf(priv)) {
  2063. IWL_DEBUG_SCAN("Aborting scan due to not ready.\n");
  2064. return -EIO;
  2065. }
  2066. if (test_bit(STATUS_SCANNING, &priv->status)) {
  2067. IWL_DEBUG_SCAN("Scan already in progress.\n");
  2068. return -EAGAIN;
  2069. }
  2070. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2071. IWL_DEBUG_SCAN("Scan request while abort pending. "
  2072. "Queuing.\n");
  2073. return -EAGAIN;
  2074. }
  2075. IWL_DEBUG_INFO("Starting scan...\n");
  2076. priv->scan_bands = 2;
  2077. set_bit(STATUS_SCANNING, &priv->status);
  2078. priv->scan_start = jiffies;
  2079. priv->scan_pass_start = priv->scan_start;
  2080. queue_work(priv->workqueue, &priv->request_scan);
  2081. return 0;
  2082. }
  2083. static int iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  2084. {
  2085. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  2086. if (hw_decrypt)
  2087. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  2088. else
  2089. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  2090. return 0;
  2091. }
  2092. static void iwl_set_flags_for_phymode(struct iwl_priv *priv, u8 phymode)
  2093. {
  2094. if (phymode == MODE_IEEE80211A) {
  2095. priv->staging_rxon.flags &=
  2096. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  2097. | RXON_FLG_CCK_MSK);
  2098. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2099. } else {
  2100. /* Copied from iwl_bg_post_associate() */
  2101. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2102. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2103. else
  2104. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2105. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  2106. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2107. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  2108. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  2109. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  2110. }
  2111. }
  2112. /*
  2113. * initilize rxon structure with default values fromm eeprom
  2114. */
  2115. static void iwl_connection_init_rx_config(struct iwl_priv *priv)
  2116. {
  2117. const struct iwl_channel_info *ch_info;
  2118. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  2119. switch (priv->iw_mode) {
  2120. case IEEE80211_IF_TYPE_AP:
  2121. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  2122. break;
  2123. case IEEE80211_IF_TYPE_STA:
  2124. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  2125. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  2126. break;
  2127. case IEEE80211_IF_TYPE_IBSS:
  2128. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  2129. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  2130. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  2131. RXON_FILTER_ACCEPT_GRP_MSK;
  2132. break;
  2133. case IEEE80211_IF_TYPE_MNTR:
  2134. priv->staging_rxon.dev_type = RXON_DEV_TYPE_SNIFFER;
  2135. priv->staging_rxon.filter_flags = RXON_FILTER_PROMISC_MSK |
  2136. RXON_FILTER_CTL2HOST_MSK | RXON_FILTER_ACCEPT_GRP_MSK;
  2137. break;
  2138. }
  2139. #if 0
  2140. /* TODO: Figure out when short_preamble would be set and cache from
  2141. * that */
  2142. if (!hw_to_local(priv->hw)->short_preamble)
  2143. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2144. else
  2145. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2146. #endif
  2147. ch_info = iwl_get_channel_info(priv, priv->phymode,
  2148. le16_to_cpu(priv->staging_rxon.channel));
  2149. if (!ch_info)
  2150. ch_info = &priv->channel_info[0];
  2151. /*
  2152. * in some case A channels are all non IBSS
  2153. * in this case force B/G channel
  2154. */
  2155. if ((priv->iw_mode == IEEE80211_IF_TYPE_IBSS) &&
  2156. !(is_channel_ibss(ch_info)))
  2157. ch_info = &priv->channel_info[0];
  2158. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  2159. if (is_channel_a_band(ch_info))
  2160. priv->phymode = MODE_IEEE80211A;
  2161. else
  2162. priv->phymode = MODE_IEEE80211G;
  2163. iwl_set_flags_for_phymode(priv, priv->phymode);
  2164. priv->staging_rxon.ofdm_basic_rates =
  2165. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  2166. priv->staging_rxon.cck_basic_rates =
  2167. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  2168. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED_MSK |
  2169. RXON_FLG_CHANNEL_MODE_PURE_40_MSK);
  2170. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2171. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  2172. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  2173. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  2174. iwl4965_set_rxon_chain(priv);
  2175. }
  2176. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  2177. {
  2178. if (!iwl_is_ready_rf(priv))
  2179. return -EAGAIN;
  2180. if (mode == IEEE80211_IF_TYPE_IBSS) {
  2181. const struct iwl_channel_info *ch_info;
  2182. ch_info = iwl_get_channel_info(priv,
  2183. priv->phymode,
  2184. le16_to_cpu(priv->staging_rxon.channel));
  2185. if (!ch_info || !is_channel_ibss(ch_info)) {
  2186. IWL_ERROR("channel %d not IBSS channel\n",
  2187. le16_to_cpu(priv->staging_rxon.channel));
  2188. return -EINVAL;
  2189. }
  2190. }
  2191. cancel_delayed_work(&priv->scan_check);
  2192. if (iwl_scan_cancel_timeout(priv, 100)) {
  2193. IWL_WARNING("Aborted scan still in progress after 100ms\n");
  2194. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  2195. return -EAGAIN;
  2196. }
  2197. priv->iw_mode = mode;
  2198. iwl_connection_init_rx_config(priv);
  2199. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  2200. iwl_clear_stations_table(priv);
  2201. iwl_commit_rxon(priv);
  2202. return 0;
  2203. }
  2204. static void iwl_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  2205. struct ieee80211_tx_control *ctl,
  2206. struct iwl_cmd *cmd,
  2207. struct sk_buff *skb_frag,
  2208. int last_frag)
  2209. {
  2210. struct iwl_hw_key *keyinfo = &priv->stations[ctl->key_idx].keyinfo;
  2211. switch (keyinfo->alg) {
  2212. case ALG_CCMP:
  2213. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_CCM;
  2214. memcpy(cmd->cmd.tx.key, keyinfo->key, keyinfo->keylen);
  2215. IWL_DEBUG_TX("tx_cmd with aes hwcrypto\n");
  2216. break;
  2217. case ALG_TKIP:
  2218. #if 0
  2219. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_TKIP;
  2220. if (last_frag)
  2221. memcpy(cmd->cmd.tx.tkip_mic.byte, skb_frag->tail - 8,
  2222. 8);
  2223. else
  2224. memset(cmd->cmd.tx.tkip_mic.byte, 0, 8);
  2225. #endif
  2226. break;
  2227. case ALG_WEP:
  2228. cmd->cmd.tx.sec_ctl = TX_CMD_SEC_WEP |
  2229. (ctl->key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  2230. if (keyinfo->keylen == 13)
  2231. cmd->cmd.tx.sec_ctl |= TX_CMD_SEC_KEY128;
  2232. memcpy(&cmd->cmd.tx.key[3], keyinfo->key, keyinfo->keylen);
  2233. IWL_DEBUG_TX("Configuring packet for WEP encryption "
  2234. "with key %d\n", ctl->key_idx);
  2235. break;
  2236. default:
  2237. printk(KERN_ERR "Unknown encode alg %d\n", keyinfo->alg);
  2238. break;
  2239. }
  2240. }
  2241. /*
  2242. * handle build REPLY_TX command notification.
  2243. */
  2244. static void iwl_build_tx_cmd_basic(struct iwl_priv *priv,
  2245. struct iwl_cmd *cmd,
  2246. struct ieee80211_tx_control *ctrl,
  2247. struct ieee80211_hdr *hdr,
  2248. int is_unicast, u8 std_id)
  2249. {
  2250. __le16 *qc;
  2251. u16 fc = le16_to_cpu(hdr->frame_control);
  2252. __le32 tx_flags = cmd->cmd.tx.tx_flags;
  2253. cmd->cmd.tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2254. if (!(ctrl->flags & IEEE80211_TXCTL_NO_ACK)) {
  2255. tx_flags |= TX_CMD_FLG_ACK_MSK;
  2256. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT)
  2257. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2258. if (ieee80211_is_probe_response(fc) &&
  2259. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  2260. tx_flags |= TX_CMD_FLG_TSF_MSK;
  2261. } else {
  2262. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  2263. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2264. }
  2265. cmd->cmd.tx.sta_id = std_id;
  2266. if (ieee80211_get_morefrag(hdr))
  2267. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  2268. qc = ieee80211_get_qos_ctrl(hdr);
  2269. if (qc) {
  2270. cmd->cmd.tx.tid_tspec = (u8) (le16_to_cpu(*qc) & 0xf);
  2271. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  2272. } else
  2273. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  2274. if (ctrl->flags & IEEE80211_TXCTL_USE_RTS_CTS) {
  2275. tx_flags |= TX_CMD_FLG_RTS_MSK;
  2276. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  2277. } else if (ctrl->flags & IEEE80211_TXCTL_USE_CTS_PROTECT) {
  2278. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  2279. tx_flags |= TX_CMD_FLG_CTS_MSK;
  2280. }
  2281. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  2282. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  2283. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  2284. if ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_MGMT) {
  2285. if ((fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_ASSOC_REQ ||
  2286. (fc & IEEE80211_FCTL_STYPE) == IEEE80211_STYPE_REASSOC_REQ)
  2287. cmd->cmd.tx.timeout.pm_frame_timeout =
  2288. cpu_to_le16(3);
  2289. else
  2290. cmd->cmd.tx.timeout.pm_frame_timeout =
  2291. cpu_to_le16(2);
  2292. } else
  2293. cmd->cmd.tx.timeout.pm_frame_timeout = 0;
  2294. cmd->cmd.tx.driver_txop = 0;
  2295. cmd->cmd.tx.tx_flags = tx_flags;
  2296. cmd->cmd.tx.next_frame_len = 0;
  2297. }
  2298. static int iwl_get_sta_id(struct iwl_priv *priv, struct ieee80211_hdr *hdr)
  2299. {
  2300. int sta_id;
  2301. u16 fc = le16_to_cpu(hdr->frame_control);
  2302. DECLARE_MAC_BUF(mac);
  2303. /* If this frame is broadcast or not data then use the broadcast
  2304. * station id */
  2305. if (((fc & IEEE80211_FCTL_FTYPE) != IEEE80211_FTYPE_DATA) ||
  2306. is_multicast_ether_addr(hdr->addr1))
  2307. return priv->hw_setting.bcast_sta_id;
  2308. switch (priv->iw_mode) {
  2309. /* If this frame is part of a BSS network (we're a station), then
  2310. * we use the AP's station id */
  2311. case IEEE80211_IF_TYPE_STA:
  2312. return IWL_AP_ID;
  2313. /* If we are an AP, then find the station, or use BCAST */
  2314. case IEEE80211_IF_TYPE_AP:
  2315. sta_id = iwl_hw_find_station(priv, hdr->addr1);
  2316. if (sta_id != IWL_INVALID_STATION)
  2317. return sta_id;
  2318. return priv->hw_setting.bcast_sta_id;
  2319. /* If this frame is part of a IBSS network, then we use the
  2320. * target specific station id */
  2321. case IEEE80211_IF_TYPE_IBSS:
  2322. sta_id = iwl_hw_find_station(priv, hdr->addr1);
  2323. if (sta_id != IWL_INVALID_STATION)
  2324. return sta_id;
  2325. sta_id = iwl_add_station(priv, hdr->addr1, 0, CMD_ASYNC);
  2326. if (sta_id != IWL_INVALID_STATION)
  2327. return sta_id;
  2328. IWL_DEBUG_DROP("Station %s not in station map. "
  2329. "Defaulting to broadcast...\n",
  2330. print_mac(mac, hdr->addr1));
  2331. iwl_print_hex_dump(IWL_DL_DROP, (u8 *) hdr, sizeof(*hdr));
  2332. return priv->hw_setting.bcast_sta_id;
  2333. default:
  2334. IWL_WARNING("Unkown mode of operation: %d", priv->iw_mode);
  2335. return priv->hw_setting.bcast_sta_id;
  2336. }
  2337. }
  2338. /*
  2339. * start REPLY_TX command process
  2340. */
  2341. static int iwl_tx_skb(struct iwl_priv *priv,
  2342. struct sk_buff *skb, struct ieee80211_tx_control *ctl)
  2343. {
  2344. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  2345. struct iwl_tfd_frame *tfd;
  2346. u32 *control_flags;
  2347. int txq_id = ctl->queue;
  2348. struct iwl_tx_queue *txq = NULL;
  2349. struct iwl_queue *q = NULL;
  2350. dma_addr_t phys_addr;
  2351. dma_addr_t txcmd_phys;
  2352. struct iwl_cmd *out_cmd = NULL;
  2353. u16 len, idx, len_org;
  2354. u8 id, hdr_len, unicast;
  2355. u8 sta_id;
  2356. u16 seq_number = 0;
  2357. u16 fc;
  2358. __le16 *qc;
  2359. u8 wait_write_ptr = 0;
  2360. unsigned long flags;
  2361. int rc;
  2362. spin_lock_irqsave(&priv->lock, flags);
  2363. if (iwl_is_rfkill(priv)) {
  2364. IWL_DEBUG_DROP("Dropping - RF KILL\n");
  2365. goto drop_unlock;
  2366. }
  2367. if (!priv->interface_id) {
  2368. IWL_DEBUG_DROP("Dropping - !priv->interface_id\n");
  2369. goto drop_unlock;
  2370. }
  2371. if ((ctl->tx_rate & 0xFF) == IWL_INVALID_RATE) {
  2372. IWL_ERROR("ERROR: No TX rate available.\n");
  2373. goto drop_unlock;
  2374. }
  2375. unicast = !is_multicast_ether_addr(hdr->addr1);
  2376. id = 0;
  2377. fc = le16_to_cpu(hdr->frame_control);
  2378. #ifdef CONFIG_IWLWIFI_DEBUG
  2379. if (ieee80211_is_auth(fc))
  2380. IWL_DEBUG_TX("Sending AUTH frame\n");
  2381. else if (ieee80211_is_assoc_request(fc))
  2382. IWL_DEBUG_TX("Sending ASSOC frame\n");
  2383. else if (ieee80211_is_reassoc_request(fc))
  2384. IWL_DEBUG_TX("Sending REASSOC frame\n");
  2385. #endif
  2386. if (!iwl_is_associated(priv) &&
  2387. ((fc & IEEE80211_FCTL_FTYPE) == IEEE80211_FTYPE_DATA)) {
  2388. IWL_DEBUG_DROP("Dropping - !iwl_is_associated\n");
  2389. goto drop_unlock;
  2390. }
  2391. spin_unlock_irqrestore(&priv->lock, flags);
  2392. hdr_len = ieee80211_get_hdrlen(fc);
  2393. sta_id = iwl_get_sta_id(priv, hdr);
  2394. if (sta_id == IWL_INVALID_STATION) {
  2395. DECLARE_MAC_BUF(mac);
  2396. IWL_DEBUG_DROP("Dropping - INVALID STATION: %s\n",
  2397. print_mac(mac, hdr->addr1));
  2398. goto drop;
  2399. }
  2400. IWL_DEBUG_RATE("station Id %d\n", sta_id);
  2401. qc = ieee80211_get_qos_ctrl(hdr);
  2402. if (qc) {
  2403. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  2404. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  2405. IEEE80211_SCTL_SEQ;
  2406. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  2407. (hdr->seq_ctrl &
  2408. __constant_cpu_to_le16(IEEE80211_SCTL_FRAG));
  2409. seq_number += 0x10;
  2410. #ifdef CONFIG_IWLWIFI_HT
  2411. #ifdef CONFIG_IWLWIFI_HT_AGG
  2412. /* aggregation is on for this <sta,tid> */
  2413. if (ctl->flags & IEEE80211_TXCTL_HT_MPDU_AGG)
  2414. txq_id = priv->stations[sta_id].tid[tid].agg.txq_id;
  2415. #endif /* CONFIG_IWLWIFI_HT_AGG */
  2416. #endif /* CONFIG_IWLWIFI_HT */
  2417. }
  2418. txq = &priv->txq[txq_id];
  2419. q = &txq->q;
  2420. spin_lock_irqsave(&priv->lock, flags);
  2421. tfd = &txq->bd[q->first_empty];
  2422. memset(tfd, 0, sizeof(*tfd));
  2423. control_flags = (u32 *) tfd;
  2424. idx = get_cmd_index(q, q->first_empty, 0);
  2425. memset(&(txq->txb[q->first_empty]), 0, sizeof(struct iwl_tx_info));
  2426. txq->txb[q->first_empty].skb[0] = skb;
  2427. memcpy(&(txq->txb[q->first_empty].status.control),
  2428. ctl, sizeof(struct ieee80211_tx_control));
  2429. out_cmd = &txq->cmd[idx];
  2430. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  2431. memset(&out_cmd->cmd.tx, 0, sizeof(out_cmd->cmd.tx));
  2432. out_cmd->hdr.cmd = REPLY_TX;
  2433. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  2434. INDEX_TO_SEQ(q->first_empty)));
  2435. /* copy frags header */
  2436. memcpy(out_cmd->cmd.tx.hdr, hdr, hdr_len);
  2437. /* hdr = (struct ieee80211_hdr *)out_cmd->cmd.tx.hdr; */
  2438. len = priv->hw_setting.tx_cmd_len +
  2439. sizeof(struct iwl_cmd_header) + hdr_len;
  2440. len_org = len;
  2441. len = (len + 3) & ~3;
  2442. if (len_org != len)
  2443. len_org = 1;
  2444. else
  2445. len_org = 0;
  2446. txcmd_phys = txq->dma_addr_cmd + sizeof(struct iwl_cmd) * idx +
  2447. offsetof(struct iwl_cmd, hdr);
  2448. iwl_hw_txq_attach_buf_to_tfd(priv, tfd, txcmd_phys, len);
  2449. if (!(ctl->flags & IEEE80211_TXCTL_DO_NOT_ENCRYPT))
  2450. iwl_build_tx_cmd_hwcrypto(priv, ctl, out_cmd, skb, 0);
  2451. /* 802.11 null functions have no payload... */
  2452. len = skb->len - hdr_len;
  2453. if (len) {
  2454. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  2455. len, PCI_DMA_TODEVICE);
  2456. iwl_hw_txq_attach_buf_to_tfd(priv, tfd, phys_addr, len);
  2457. }
  2458. if (len_org)
  2459. out_cmd->cmd.tx.tx_flags |= TX_CMD_FLG_MH_PAD_MSK;
  2460. len = (u16)skb->len;
  2461. out_cmd->cmd.tx.len = cpu_to_le16(len);
  2462. /* TODO need this for burst mode later on */
  2463. iwl_build_tx_cmd_basic(priv, out_cmd, ctl, hdr, unicast, sta_id);
  2464. /* set is_hcca to 0; it probably will never be implemented */
  2465. iwl_hw_build_tx_cmd_rate(priv, out_cmd, ctl, hdr, sta_id, 0);
  2466. iwl4965_tx_cmd(priv, out_cmd, sta_id, txcmd_phys,
  2467. hdr, hdr_len, ctl, NULL);
  2468. if (!ieee80211_get_morefrag(hdr)) {
  2469. txq->need_update = 1;
  2470. if (qc) {
  2471. u8 tid = (u8)(le16_to_cpu(*qc) & 0xf);
  2472. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  2473. }
  2474. } else {
  2475. wait_write_ptr = 1;
  2476. txq->need_update = 0;
  2477. }
  2478. iwl_print_hex_dump(IWL_DL_TX, out_cmd->cmd.payload,
  2479. sizeof(out_cmd->cmd.tx));
  2480. iwl_print_hex_dump(IWL_DL_TX, (u8 *)out_cmd->cmd.tx.hdr,
  2481. ieee80211_get_hdrlen(fc));
  2482. iwl4965_tx_queue_update_wr_ptr(priv, txq, len);
  2483. q->first_empty = iwl_queue_inc_wrap(q->first_empty, q->n_bd);
  2484. rc = iwl_tx_queue_update_write_ptr(priv, txq);
  2485. spin_unlock_irqrestore(&priv->lock, flags);
  2486. if (rc)
  2487. return rc;
  2488. if ((iwl_queue_space(q) < q->high_mark)
  2489. && priv->mac80211_registered) {
  2490. if (wait_write_ptr) {
  2491. spin_lock_irqsave(&priv->lock, flags);
  2492. txq->need_update = 1;
  2493. iwl_tx_queue_update_write_ptr(priv, txq);
  2494. spin_unlock_irqrestore(&priv->lock, flags);
  2495. }
  2496. ieee80211_stop_queue(priv->hw, ctl->queue);
  2497. }
  2498. return 0;
  2499. drop_unlock:
  2500. spin_unlock_irqrestore(&priv->lock, flags);
  2501. drop:
  2502. return -1;
  2503. }
  2504. static void iwl_set_rate(struct iwl_priv *priv)
  2505. {
  2506. const struct ieee80211_hw_mode *hw = NULL;
  2507. struct ieee80211_rate *rate;
  2508. int i;
  2509. hw = iwl_get_hw_mode(priv, priv->phymode);
  2510. priv->active_rate = 0;
  2511. priv->active_rate_basic = 0;
  2512. IWL_DEBUG_RATE("Setting rates for 802.11%c\n",
  2513. hw->mode == MODE_IEEE80211A ?
  2514. 'a' : ((hw->mode == MODE_IEEE80211B) ? 'b' : 'g'));
  2515. for (i = 0; i < hw->num_rates; i++) {
  2516. rate = &(hw->rates[i]);
  2517. if ((rate->val < IWL_RATE_COUNT) &&
  2518. (rate->flags & IEEE80211_RATE_SUPPORTED)) {
  2519. IWL_DEBUG_RATE("Adding rate index %d (plcp %d)%s\n",
  2520. rate->val, iwl_rates[rate->val].plcp,
  2521. (rate->flags & IEEE80211_RATE_BASIC) ?
  2522. "*" : "");
  2523. priv->active_rate |= (1 << rate->val);
  2524. if (rate->flags & IEEE80211_RATE_BASIC)
  2525. priv->active_rate_basic |= (1 << rate->val);
  2526. } else
  2527. IWL_DEBUG_RATE("Not adding rate %d (plcp %d)\n",
  2528. rate->val, iwl_rates[rate->val].plcp);
  2529. }
  2530. IWL_DEBUG_RATE("Set active_rate = %0x, active_rate_basic = %0x\n",
  2531. priv->active_rate, priv->active_rate_basic);
  2532. /*
  2533. * If a basic rate is configured, then use it (adding IWL_RATE_1M_MASK)
  2534. * otherwise set it to the default of all CCK rates and 6, 12, 24 for
  2535. * OFDM
  2536. */
  2537. if (priv->active_rate_basic & IWL_CCK_BASIC_RATES_MASK)
  2538. priv->staging_rxon.cck_basic_rates =
  2539. ((priv->active_rate_basic &
  2540. IWL_CCK_RATES_MASK) >> IWL_FIRST_CCK_RATE) & 0xF;
  2541. else
  2542. priv->staging_rxon.cck_basic_rates =
  2543. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  2544. if (priv->active_rate_basic & IWL_OFDM_BASIC_RATES_MASK)
  2545. priv->staging_rxon.ofdm_basic_rates =
  2546. ((priv->active_rate_basic &
  2547. (IWL_OFDM_BASIC_RATES_MASK | IWL_RATE_6M_MASK)) >>
  2548. IWL_FIRST_OFDM_RATE) & 0xFF;
  2549. else
  2550. priv->staging_rxon.ofdm_basic_rates =
  2551. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  2552. }
  2553. static void iwl_radio_kill_sw(struct iwl_priv *priv, int disable_radio)
  2554. {
  2555. unsigned long flags;
  2556. if (!!disable_radio == test_bit(STATUS_RF_KILL_SW, &priv->status))
  2557. return;
  2558. IWL_DEBUG_RF_KILL("Manual SW RF KILL set to: RADIO %s\n",
  2559. disable_radio ? "OFF" : "ON");
  2560. if (disable_radio) {
  2561. iwl_scan_cancel(priv);
  2562. /* FIXME: This is a workaround for AP */
  2563. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  2564. spin_lock_irqsave(&priv->lock, flags);
  2565. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  2566. CSR_UCODE_SW_BIT_RFKILL);
  2567. spin_unlock_irqrestore(&priv->lock, flags);
  2568. iwl_send_card_state(priv, CARD_STATE_CMD_DISABLE, 0);
  2569. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2570. }
  2571. return;
  2572. }
  2573. spin_lock_irqsave(&priv->lock, flags);
  2574. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2575. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  2576. spin_unlock_irqrestore(&priv->lock, flags);
  2577. /* wake up ucode */
  2578. msleep(10);
  2579. spin_lock_irqsave(&priv->lock, flags);
  2580. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  2581. if (!iwl_grab_restricted_access(priv))
  2582. iwl_release_restricted_access(priv);
  2583. spin_unlock_irqrestore(&priv->lock, flags);
  2584. if (test_bit(STATUS_RF_KILL_HW, &priv->status)) {
  2585. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  2586. "disabled by HW switch\n");
  2587. return;
  2588. }
  2589. queue_work(priv->workqueue, &priv->restart);
  2590. return;
  2591. }
  2592. void iwl_set_decrypted_flag(struct iwl_priv *priv, struct sk_buff *skb,
  2593. u32 decrypt_res, struct ieee80211_rx_status *stats)
  2594. {
  2595. u16 fc =
  2596. le16_to_cpu(((struct ieee80211_hdr *)skb->data)->frame_control);
  2597. if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
  2598. return;
  2599. if (!(fc & IEEE80211_FCTL_PROTECTED))
  2600. return;
  2601. IWL_DEBUG_RX("decrypt_res:0x%x\n", decrypt_res);
  2602. switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
  2603. case RX_RES_STATUS_SEC_TYPE_TKIP:
  2604. if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
  2605. RX_RES_STATUS_BAD_ICV_MIC)
  2606. stats->flag |= RX_FLAG_MMIC_ERROR;
  2607. case RX_RES_STATUS_SEC_TYPE_WEP:
  2608. case RX_RES_STATUS_SEC_TYPE_CCMP:
  2609. if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
  2610. RX_RES_STATUS_DECRYPT_OK) {
  2611. IWL_DEBUG_RX("hw decrypt successfully!!!\n");
  2612. stats->flag |= RX_FLAG_DECRYPTED;
  2613. }
  2614. break;
  2615. default:
  2616. break;
  2617. }
  2618. }
  2619. void iwl_handle_data_packet_monitor(struct iwl_priv *priv,
  2620. struct iwl_rx_mem_buffer *rxb,
  2621. void *data, short len,
  2622. struct ieee80211_rx_status *stats,
  2623. u16 phy_flags)
  2624. {
  2625. struct iwl_rt_rx_hdr *iwl_rt;
  2626. /* First cache any information we need before we overwrite
  2627. * the information provided in the skb from the hardware */
  2628. s8 signal = stats->ssi;
  2629. s8 noise = 0;
  2630. int rate = stats->rate;
  2631. u64 tsf = stats->mactime;
  2632. __le16 phy_flags_hw = cpu_to_le16(phy_flags);
  2633. /* We received data from the HW, so stop the watchdog */
  2634. if (len > IWL_RX_BUF_SIZE - sizeof(*iwl_rt)) {
  2635. IWL_DEBUG_DROP("Dropping too large packet in monitor\n");
  2636. return;
  2637. }
  2638. /* copy the frame data to write after where the radiotap header goes */
  2639. iwl_rt = (void *)rxb->skb->data;
  2640. memmove(iwl_rt->payload, data, len);
  2641. iwl_rt->rt_hdr.it_version = PKTHDR_RADIOTAP_VERSION;
  2642. iwl_rt->rt_hdr.it_pad = 0; /* always good to zero */
  2643. /* total header + data */
  2644. iwl_rt->rt_hdr.it_len = cpu_to_le16(sizeof(*iwl_rt));
  2645. /* Set the size of the skb to the size of the frame */
  2646. skb_put(rxb->skb, sizeof(*iwl_rt) + len);
  2647. /* Big bitfield of all the fields we provide in radiotap */
  2648. iwl_rt->rt_hdr.it_present =
  2649. cpu_to_le32((1 << IEEE80211_RADIOTAP_TSFT) |
  2650. (1 << IEEE80211_RADIOTAP_FLAGS) |
  2651. (1 << IEEE80211_RADIOTAP_RATE) |
  2652. (1 << IEEE80211_RADIOTAP_CHANNEL) |
  2653. (1 << IEEE80211_RADIOTAP_DBM_ANTSIGNAL) |
  2654. (1 << IEEE80211_RADIOTAP_DBM_ANTNOISE) |
  2655. (1 << IEEE80211_RADIOTAP_ANTENNA));
  2656. /* Zero the flags, we'll add to them as we go */
  2657. iwl_rt->rt_flags = 0;
  2658. iwl_rt->rt_tsf = cpu_to_le64(tsf);
  2659. /* Convert to dBm */
  2660. iwl_rt->rt_dbmsignal = signal;
  2661. iwl_rt->rt_dbmnoise = noise;
  2662. /* Convert the channel frequency and set the flags */
  2663. iwl_rt->rt_channelMHz = cpu_to_le16(stats->freq);
  2664. if (!(phy_flags_hw & RX_RES_PHY_FLAGS_BAND_24_MSK))
  2665. iwl_rt->rt_chbitmask =
  2666. cpu_to_le16((IEEE80211_CHAN_OFDM | IEEE80211_CHAN_5GHZ));
  2667. else if (phy_flags_hw & RX_RES_PHY_FLAGS_MOD_CCK_MSK)
  2668. iwl_rt->rt_chbitmask =
  2669. cpu_to_le16((IEEE80211_CHAN_CCK | IEEE80211_CHAN_2GHZ));
  2670. else /* 802.11g */
  2671. iwl_rt->rt_chbitmask =
  2672. cpu_to_le16((IEEE80211_CHAN_OFDM | IEEE80211_CHAN_2GHZ));
  2673. rate = iwl_rate_index_from_plcp(rate);
  2674. if (rate == -1)
  2675. iwl_rt->rt_rate = 0;
  2676. else
  2677. iwl_rt->rt_rate = iwl_rates[rate].ieee;
  2678. /* antenna number */
  2679. iwl_rt->rt_antenna =
  2680. le16_to_cpu(phy_flags_hw & RX_RES_PHY_FLAGS_ANTENNA_MSK) >> 4;
  2681. /* set the preamble flag if we have it */
  2682. if (phy_flags_hw & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
  2683. iwl_rt->rt_flags |= IEEE80211_RADIOTAP_F_SHORTPRE;
  2684. IWL_DEBUG_RX("Rx packet of %d bytes.\n", rxb->skb->len);
  2685. stats->flag |= RX_FLAG_RADIOTAP;
  2686. ieee80211_rx_irqsafe(priv->hw, rxb->skb, stats);
  2687. rxb->skb = NULL;
  2688. }
  2689. #define IWL_PACKET_RETRY_TIME HZ
  2690. int is_duplicate_packet(struct iwl_priv *priv, struct ieee80211_hdr *header)
  2691. {
  2692. u16 sc = le16_to_cpu(header->seq_ctrl);
  2693. u16 seq = (sc & IEEE80211_SCTL_SEQ) >> 4;
  2694. u16 frag = sc & IEEE80211_SCTL_FRAG;
  2695. u16 *last_seq, *last_frag;
  2696. unsigned long *last_time;
  2697. switch (priv->iw_mode) {
  2698. case IEEE80211_IF_TYPE_IBSS:{
  2699. struct list_head *p;
  2700. struct iwl_ibss_seq *entry = NULL;
  2701. u8 *mac = header->addr2;
  2702. int index = mac[5] & (IWL_IBSS_MAC_HASH_SIZE - 1);
  2703. __list_for_each(p, &priv->ibss_mac_hash[index]) {
  2704. entry =
  2705. list_entry(p, struct iwl_ibss_seq, list);
  2706. if (!compare_ether_addr(entry->mac, mac))
  2707. break;
  2708. }
  2709. if (p == &priv->ibss_mac_hash[index]) {
  2710. entry = kzalloc(sizeof(*entry), GFP_ATOMIC);
  2711. if (!entry) {
  2712. IWL_ERROR
  2713. ("Cannot malloc new mac entry\n");
  2714. return 0;
  2715. }
  2716. memcpy(entry->mac, mac, ETH_ALEN);
  2717. entry->seq_num = seq;
  2718. entry->frag_num = frag;
  2719. entry->packet_time = jiffies;
  2720. list_add(&entry->list,
  2721. &priv->ibss_mac_hash[index]);
  2722. return 0;
  2723. }
  2724. last_seq = &entry->seq_num;
  2725. last_frag = &entry->frag_num;
  2726. last_time = &entry->packet_time;
  2727. break;
  2728. }
  2729. case IEEE80211_IF_TYPE_STA:
  2730. last_seq = &priv->last_seq_num;
  2731. last_frag = &priv->last_frag_num;
  2732. last_time = &priv->last_packet_time;
  2733. break;
  2734. default:
  2735. return 0;
  2736. }
  2737. if ((*last_seq == seq) &&
  2738. time_after(*last_time + IWL_PACKET_RETRY_TIME, jiffies)) {
  2739. if (*last_frag == frag)
  2740. goto drop;
  2741. if (*last_frag + 1 != frag)
  2742. /* out-of-order fragment */
  2743. goto drop;
  2744. } else
  2745. *last_seq = seq;
  2746. *last_frag = frag;
  2747. *last_time = jiffies;
  2748. return 0;
  2749. drop:
  2750. return 1;
  2751. }
  2752. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  2753. #include "iwl-spectrum.h"
  2754. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  2755. #define BEACON_TIME_MASK_HIGH 0xFF000000
  2756. #define TIME_UNIT 1024
  2757. /*
  2758. * extended beacon time format
  2759. * time in usec will be changed into a 32-bit value in 8:24 format
  2760. * the high 1 byte is the beacon counts
  2761. * the lower 3 bytes is the time in usec within one beacon interval
  2762. */
  2763. static u32 iwl_usecs_to_beacons(u32 usec, u32 beacon_interval)
  2764. {
  2765. u32 quot;
  2766. u32 rem;
  2767. u32 interval = beacon_interval * 1024;
  2768. if (!interval || !usec)
  2769. return 0;
  2770. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  2771. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  2772. return (quot << 24) + rem;
  2773. }
  2774. /* base is usually what we get from ucode with each received frame,
  2775. * the same as HW timer counter counting down
  2776. */
  2777. static __le32 iwl_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  2778. {
  2779. u32 base_low = base & BEACON_TIME_MASK_LOW;
  2780. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  2781. u32 interval = beacon_interval * TIME_UNIT;
  2782. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  2783. (addon & BEACON_TIME_MASK_HIGH);
  2784. if (base_low > addon_low)
  2785. res += base_low - addon_low;
  2786. else if (base_low < addon_low) {
  2787. res += interval + base_low - addon_low;
  2788. res += (1 << 24);
  2789. } else
  2790. res += (1 << 24);
  2791. return cpu_to_le32(res);
  2792. }
  2793. static int iwl_get_measurement(struct iwl_priv *priv,
  2794. struct ieee80211_measurement_params *params,
  2795. u8 type)
  2796. {
  2797. struct iwl_spectrum_cmd spectrum;
  2798. struct iwl_rx_packet *res;
  2799. struct iwl_host_cmd cmd = {
  2800. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  2801. .data = (void *)&spectrum,
  2802. .meta.flags = CMD_WANT_SKB,
  2803. };
  2804. u32 add_time = le64_to_cpu(params->start_time);
  2805. int rc;
  2806. int spectrum_resp_status;
  2807. int duration = le16_to_cpu(params->duration);
  2808. if (iwl_is_associated(priv))
  2809. add_time =
  2810. iwl_usecs_to_beacons(
  2811. le64_to_cpu(params->start_time) - priv->last_tsf,
  2812. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2813. memset(&spectrum, 0, sizeof(spectrum));
  2814. spectrum.channel_count = cpu_to_le16(1);
  2815. spectrum.flags =
  2816. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  2817. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  2818. cmd.len = sizeof(spectrum);
  2819. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  2820. if (iwl_is_associated(priv))
  2821. spectrum.start_time =
  2822. iwl_add_beacon_time(priv->last_beacon_time,
  2823. add_time,
  2824. le16_to_cpu(priv->rxon_timing.beacon_interval));
  2825. else
  2826. spectrum.start_time = 0;
  2827. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  2828. spectrum.channels[0].channel = params->channel;
  2829. spectrum.channels[0].type = type;
  2830. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  2831. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  2832. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  2833. rc = iwl_send_cmd_sync(priv, &cmd);
  2834. if (rc)
  2835. return rc;
  2836. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  2837. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  2838. IWL_ERROR("Bad return from REPLY_RX_ON_ASSOC command\n");
  2839. rc = -EIO;
  2840. }
  2841. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  2842. switch (spectrum_resp_status) {
  2843. case 0: /* Command will be handled */
  2844. if (res->u.spectrum.id != 0xff) {
  2845. IWL_DEBUG_INFO
  2846. ("Replaced existing measurement: %d\n",
  2847. res->u.spectrum.id);
  2848. priv->measurement_status &= ~MEASUREMENT_READY;
  2849. }
  2850. priv->measurement_status |= MEASUREMENT_ACTIVE;
  2851. rc = 0;
  2852. break;
  2853. case 1: /* Command will not be handled */
  2854. rc = -EAGAIN;
  2855. break;
  2856. }
  2857. dev_kfree_skb_any(cmd.meta.u.skb);
  2858. return rc;
  2859. }
  2860. #endif
  2861. static void iwl_txstatus_to_ieee(struct iwl_priv *priv,
  2862. struct iwl_tx_info *tx_sta)
  2863. {
  2864. tx_sta->status.ack_signal = 0;
  2865. tx_sta->status.excessive_retries = 0;
  2866. tx_sta->status.queue_length = 0;
  2867. tx_sta->status.queue_number = 0;
  2868. if (in_interrupt())
  2869. ieee80211_tx_status_irqsafe(priv->hw,
  2870. tx_sta->skb[0], &(tx_sta->status));
  2871. else
  2872. ieee80211_tx_status(priv->hw,
  2873. tx_sta->skb[0], &(tx_sta->status));
  2874. tx_sta->skb[0] = NULL;
  2875. }
  2876. /**
  2877. * iwl_tx_queue_reclaim - Reclaim Tx queue entries no more used by NIC.
  2878. *
  2879. * When FW advances 'R' index, all entries between old and
  2880. * new 'R' index need to be reclaimed. As result, some free space
  2881. * forms. If there is enough free space (> low mark), wake Tx queue.
  2882. */
  2883. int iwl_tx_queue_reclaim(struct iwl_priv *priv, int txq_id, int index)
  2884. {
  2885. struct iwl_tx_queue *txq = &priv->txq[txq_id];
  2886. struct iwl_queue *q = &txq->q;
  2887. int nfreed = 0;
  2888. if ((index >= q->n_bd) || (x2_queue_used(q, index) == 0)) {
  2889. IWL_ERROR("Read index for DMA queue txq id (%d), index %d, "
  2890. "is out of range [0-%d] %d %d.\n", txq_id,
  2891. index, q->n_bd, q->first_empty, q->last_used);
  2892. return 0;
  2893. }
  2894. for (index = iwl_queue_inc_wrap(index, q->n_bd);
  2895. q->last_used != index;
  2896. q->last_used = iwl_queue_inc_wrap(q->last_used, q->n_bd)) {
  2897. if (txq_id != IWL_CMD_QUEUE_NUM) {
  2898. iwl_txstatus_to_ieee(priv,
  2899. &(txq->txb[txq->q.last_used]));
  2900. iwl_hw_txq_free_tfd(priv, txq);
  2901. } else if (nfreed > 1) {
  2902. IWL_ERROR("HCMD skipped: index (%d) %d %d\n", index,
  2903. q->first_empty, q->last_used);
  2904. queue_work(priv->workqueue, &priv->restart);
  2905. }
  2906. nfreed++;
  2907. }
  2908. if (iwl_queue_space(q) > q->low_mark && (txq_id >= 0) &&
  2909. (txq_id != IWL_CMD_QUEUE_NUM) &&
  2910. priv->mac80211_registered)
  2911. ieee80211_wake_queue(priv->hw, txq_id);
  2912. return nfreed;
  2913. }
  2914. static int iwl_is_tx_success(u32 status)
  2915. {
  2916. status &= TX_STATUS_MSK;
  2917. return (status == TX_STATUS_SUCCESS)
  2918. || (status == TX_STATUS_DIRECT_DONE);
  2919. }
  2920. /******************************************************************************
  2921. *
  2922. * Generic RX handler implementations
  2923. *
  2924. ******************************************************************************/
  2925. #ifdef CONFIG_IWLWIFI_HT
  2926. #ifdef CONFIG_IWLWIFI_HT_AGG
  2927. static inline int iwl_get_ra_sta_id(struct iwl_priv *priv,
  2928. struct ieee80211_hdr *hdr)
  2929. {
  2930. if (priv->iw_mode == IEEE80211_IF_TYPE_STA)
  2931. return IWL_AP_ID;
  2932. else {
  2933. u8 *da = ieee80211_get_DA(hdr);
  2934. return iwl_hw_find_station(priv, da);
  2935. }
  2936. }
  2937. static struct ieee80211_hdr *iwl_tx_queue_get_hdr(
  2938. struct iwl_priv *priv, int txq_id, int idx)
  2939. {
  2940. if (priv->txq[txq_id].txb[idx].skb[0])
  2941. return (struct ieee80211_hdr *)priv->txq[txq_id].
  2942. txb[idx].skb[0]->data;
  2943. return NULL;
  2944. }
  2945. static inline u32 iwl_get_scd_ssn(struct iwl_tx_resp *tx_resp)
  2946. {
  2947. __le32 *scd_ssn = (__le32 *)((u32 *)&tx_resp->status +
  2948. tx_resp->frame_count);
  2949. return le32_to_cpu(*scd_ssn) & MAX_SN;
  2950. }
  2951. static int iwl4965_tx_status_reply_tx(struct iwl_priv *priv,
  2952. struct iwl_ht_agg *agg,
  2953. struct iwl_tx_resp *tx_resp,
  2954. u16 start_idx)
  2955. {
  2956. u32 status;
  2957. __le32 *frame_status = &tx_resp->status;
  2958. struct ieee80211_tx_status *tx_status = NULL;
  2959. struct ieee80211_hdr *hdr = NULL;
  2960. int i, sh;
  2961. int txq_id, idx;
  2962. u16 seq;
  2963. if (agg->wait_for_ba)
  2964. IWL_DEBUG_TX_REPLY("got tx repsons w/o back\n");
  2965. agg->frame_count = tx_resp->frame_count;
  2966. agg->start_idx = start_idx;
  2967. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  2968. agg->bitmap0 = agg->bitmap1 = 0;
  2969. if (agg->frame_count == 1) {
  2970. struct iwl_tx_queue *txq ;
  2971. status = le32_to_cpu(frame_status[0]);
  2972. txq_id = agg->txq_id;
  2973. txq = &priv->txq[txq_id];
  2974. /* FIXME: code repetition */
  2975. IWL_DEBUG_TX_REPLY("FrameCnt = %d, StartIdx=%d \n",
  2976. agg->frame_count, agg->start_idx);
  2977. tx_status = &(priv->txq[txq_id].txb[txq->q.last_used].status);
  2978. tx_status->retry_count = tx_resp->failure_frame;
  2979. tx_status->queue_number = status & 0xff;
  2980. tx_status->queue_length = tx_resp->bt_kill_count;
  2981. tx_status->queue_length |= tx_resp->failure_rts;
  2982. tx_status->flags = iwl_is_tx_success(status)?
  2983. IEEE80211_TX_STATUS_ACK : 0;
  2984. tx_status->control.tx_rate =
  2985. iwl_hw_get_rate_n_flags(tx_resp->rate_n_flags);
  2986. /* FIXME: code repetition end */
  2987. IWL_DEBUG_TX_REPLY("1 Frame 0x%x failure :%d\n",
  2988. status & 0xff, tx_resp->failure_frame);
  2989. IWL_DEBUG_TX_REPLY("Rate Info rate_n_flags=%x\n",
  2990. iwl_hw_get_rate_n_flags(tx_resp->rate_n_flags));
  2991. agg->wait_for_ba = 0;
  2992. } else {
  2993. u64 bitmap = 0;
  2994. int start = agg->start_idx;
  2995. for (i = 0; i < agg->frame_count; i++) {
  2996. u16 sc;
  2997. status = le32_to_cpu(frame_status[i]);
  2998. seq = status >> 16;
  2999. idx = SEQ_TO_INDEX(seq);
  3000. txq_id = SEQ_TO_QUEUE(seq);
  3001. if (status & (AGG_TX_STATE_FEW_BYTES_MSK |
  3002. AGG_TX_STATE_ABORT_MSK))
  3003. continue;
  3004. IWL_DEBUG_TX_REPLY("FrameCnt = %d, txq_id=%d idx=%d\n",
  3005. agg->frame_count, txq_id, idx);
  3006. hdr = iwl_tx_queue_get_hdr(priv, txq_id, idx);
  3007. sc = le16_to_cpu(hdr->seq_ctrl);
  3008. if (idx != (SEQ_TO_SN(sc) & 0xff)) {
  3009. IWL_ERROR("BUG_ON idx doesn't match seq control"
  3010. " idx=%d, seq_idx=%d, seq=%d\n",
  3011. idx, SEQ_TO_SN(sc),
  3012. hdr->seq_ctrl);
  3013. return -1;
  3014. }
  3015. IWL_DEBUG_TX_REPLY("AGG Frame i=%d idx %d seq=%d\n",
  3016. i, idx, SEQ_TO_SN(sc));
  3017. sh = idx - start;
  3018. if (sh > 64) {
  3019. sh = (start - idx) + 0xff;
  3020. bitmap = bitmap << sh;
  3021. sh = 0;
  3022. start = idx;
  3023. } else if (sh < -64)
  3024. sh = 0xff - (start - idx);
  3025. else if (sh < 0) {
  3026. sh = start - idx;
  3027. start = idx;
  3028. bitmap = bitmap << sh;
  3029. sh = 0;
  3030. }
  3031. bitmap |= (1 << sh);
  3032. IWL_DEBUG_TX_REPLY("start=%d bitmap=0x%x\n",
  3033. start, (u32)(bitmap & 0xFFFFFFFF));
  3034. }
  3035. agg->bitmap0 = bitmap & 0xFFFFFFFF;
  3036. agg->bitmap1 = bitmap >> 32;
  3037. agg->start_idx = start;
  3038. agg->rate_n_flags = le32_to_cpu(tx_resp->rate_n_flags);
  3039. IWL_DEBUG_TX_REPLY("Frames %d start_idx=%d bitmap=0x%x\n",
  3040. agg->frame_count, agg->start_idx,
  3041. agg->bitmap0);
  3042. if (bitmap)
  3043. agg->wait_for_ba = 1;
  3044. }
  3045. return 0;
  3046. }
  3047. #endif
  3048. #endif
  3049. static void iwl_rx_reply_tx(struct iwl_priv *priv,
  3050. struct iwl_rx_mem_buffer *rxb)
  3051. {
  3052. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3053. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  3054. int txq_id = SEQ_TO_QUEUE(sequence);
  3055. int index = SEQ_TO_INDEX(sequence);
  3056. struct iwl_tx_queue *txq = &priv->txq[txq_id];
  3057. struct ieee80211_tx_status *tx_status;
  3058. struct iwl_tx_resp *tx_resp = (void *)&pkt->u.raw[0];
  3059. u32 status = le32_to_cpu(tx_resp->status);
  3060. #ifdef CONFIG_IWLWIFI_HT
  3061. #ifdef CONFIG_IWLWIFI_HT_AGG
  3062. int tid, sta_id;
  3063. #endif
  3064. #endif
  3065. if ((index >= txq->q.n_bd) || (x2_queue_used(&txq->q, index) == 0)) {
  3066. IWL_ERROR("Read index for DMA queue txq_id (%d) index %d "
  3067. "is out of range [0-%d] %d %d\n", txq_id,
  3068. index, txq->q.n_bd, txq->q.first_empty,
  3069. txq->q.last_used);
  3070. return;
  3071. }
  3072. #ifdef CONFIG_IWLWIFI_HT
  3073. #ifdef CONFIG_IWLWIFI_HT_AGG
  3074. if (txq->sched_retry) {
  3075. const u32 scd_ssn = iwl_get_scd_ssn(tx_resp);
  3076. struct ieee80211_hdr *hdr =
  3077. iwl_tx_queue_get_hdr(priv, txq_id, index);
  3078. struct iwl_ht_agg *agg = NULL;
  3079. __le16 *qc = ieee80211_get_qos_ctrl(hdr);
  3080. if (qc == NULL) {
  3081. IWL_ERROR("BUG_ON qc is null!!!!\n");
  3082. return;
  3083. }
  3084. tid = le16_to_cpu(*qc) & 0xf;
  3085. sta_id = iwl_get_ra_sta_id(priv, hdr);
  3086. if (unlikely(sta_id == IWL_INVALID_STATION)) {
  3087. IWL_ERROR("Station not known for\n");
  3088. return;
  3089. }
  3090. agg = &priv->stations[sta_id].tid[tid].agg;
  3091. iwl4965_tx_status_reply_tx(priv, agg, tx_resp, index);
  3092. if ((tx_resp->frame_count == 1) &&
  3093. !iwl_is_tx_success(status)) {
  3094. /* TODO: send BAR */
  3095. }
  3096. if ((txq->q.last_used != (scd_ssn & 0xff))) {
  3097. index = iwl_queue_dec_wrap(scd_ssn & 0xff, txq->q.n_bd);
  3098. IWL_DEBUG_TX_REPLY("Retry scheduler reclaim scd_ssn "
  3099. "%d index %d\n", scd_ssn , index);
  3100. iwl_tx_queue_reclaim(priv, txq_id, index);
  3101. }
  3102. } else {
  3103. #endif /* CONFIG_IWLWIFI_HT_AGG */
  3104. #endif /* CONFIG_IWLWIFI_HT */
  3105. tx_status = &(txq->txb[txq->q.last_used].status);
  3106. tx_status->retry_count = tx_resp->failure_frame;
  3107. tx_status->queue_number = status;
  3108. tx_status->queue_length = tx_resp->bt_kill_count;
  3109. tx_status->queue_length |= tx_resp->failure_rts;
  3110. tx_status->flags =
  3111. iwl_is_tx_success(status) ? IEEE80211_TX_STATUS_ACK : 0;
  3112. tx_status->control.tx_rate =
  3113. iwl_hw_get_rate_n_flags(tx_resp->rate_n_flags);
  3114. IWL_DEBUG_TX("Tx queue %d Status %s (0x%08x) rate_n_flags 0x%x "
  3115. "retries %d\n", txq_id, iwl_get_tx_fail_reason(status),
  3116. status, le32_to_cpu(tx_resp->rate_n_flags),
  3117. tx_resp->failure_frame);
  3118. IWL_DEBUG_TX_REPLY("Tx queue reclaim %d\n", index);
  3119. if (index != -1)
  3120. iwl_tx_queue_reclaim(priv, txq_id, index);
  3121. #ifdef CONFIG_IWLWIFI_HT
  3122. #ifdef CONFIG_IWLWIFI_HT_AGG
  3123. }
  3124. #endif /* CONFIG_IWLWIFI_HT_AGG */
  3125. #endif /* CONFIG_IWLWIFI_HT */
  3126. if (iwl_check_bits(status, TX_ABORT_REQUIRED_MSK))
  3127. IWL_ERROR("TODO: Implement Tx ABORT REQUIRED!!!\n");
  3128. }
  3129. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  3130. struct iwl_rx_mem_buffer *rxb)
  3131. {
  3132. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3133. struct iwl_alive_resp *palive;
  3134. struct delayed_work *pwork;
  3135. palive = &pkt->u.alive_frame;
  3136. IWL_DEBUG_INFO("Alive ucode status 0x%08X revision "
  3137. "0x%01X 0x%01X\n",
  3138. palive->is_valid, palive->ver_type,
  3139. palive->ver_subtype);
  3140. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  3141. IWL_DEBUG_INFO("Initialization Alive received.\n");
  3142. memcpy(&priv->card_alive_init,
  3143. &pkt->u.alive_frame,
  3144. sizeof(struct iwl_init_alive_resp));
  3145. pwork = &priv->init_alive_start;
  3146. } else {
  3147. IWL_DEBUG_INFO("Runtime Alive received.\n");
  3148. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  3149. sizeof(struct iwl_alive_resp));
  3150. pwork = &priv->alive_start;
  3151. }
  3152. /* We delay the ALIVE response by 5ms to
  3153. * give the HW RF Kill time to activate... */
  3154. if (palive->is_valid == UCODE_VALID_OK)
  3155. queue_delayed_work(priv->workqueue, pwork,
  3156. msecs_to_jiffies(5));
  3157. else
  3158. IWL_WARNING("uCode did not respond OK.\n");
  3159. }
  3160. static void iwl_rx_reply_add_sta(struct iwl_priv *priv,
  3161. struct iwl_rx_mem_buffer *rxb)
  3162. {
  3163. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3164. IWL_DEBUG_RX("Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  3165. return;
  3166. }
  3167. static void iwl_rx_reply_error(struct iwl_priv *priv,
  3168. struct iwl_rx_mem_buffer *rxb)
  3169. {
  3170. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3171. IWL_ERROR("Error Reply type 0x%08X cmd %s (0x%02X) "
  3172. "seq 0x%04X ser 0x%08X\n",
  3173. le32_to_cpu(pkt->u.err_resp.error_type),
  3174. get_cmd_string(pkt->u.err_resp.cmd_id),
  3175. pkt->u.err_resp.cmd_id,
  3176. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  3177. le32_to_cpu(pkt->u.err_resp.error_info));
  3178. }
  3179. #define TX_STATUS_ENTRY(x) case TX_STATUS_FAIL_ ## x: return #x
  3180. static void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  3181. {
  3182. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3183. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  3184. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  3185. IWL_DEBUG_11H("CSA notif: channel %d, status %d\n",
  3186. le16_to_cpu(csa->channel), le32_to_cpu(csa->status));
  3187. rxon->channel = csa->channel;
  3188. priv->staging_rxon.channel = csa->channel;
  3189. }
  3190. static void iwl_rx_spectrum_measure_notif(struct iwl_priv *priv,
  3191. struct iwl_rx_mem_buffer *rxb)
  3192. {
  3193. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  3194. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3195. struct iwl_spectrum_notification *report = &(pkt->u.spectrum_notif);
  3196. if (!report->state) {
  3197. IWL_DEBUG(IWL_DL_11H | IWL_DL_INFO,
  3198. "Spectrum Measure Notification: Start\n");
  3199. return;
  3200. }
  3201. memcpy(&priv->measure_report, report, sizeof(*report));
  3202. priv->measurement_status |= MEASUREMENT_READY;
  3203. #endif
  3204. }
  3205. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  3206. struct iwl_rx_mem_buffer *rxb)
  3207. {
  3208. #ifdef CONFIG_IWLWIFI_DEBUG
  3209. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3210. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  3211. IWL_DEBUG_RX("sleep mode: %d, src: %d\n",
  3212. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  3213. #endif
  3214. }
  3215. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  3216. struct iwl_rx_mem_buffer *rxb)
  3217. {
  3218. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3219. IWL_DEBUG_RADIO("Dumping %d bytes of unhandled "
  3220. "notification for %s:\n",
  3221. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  3222. iwl_print_hex_dump(IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  3223. }
  3224. static void iwl_bg_beacon_update(struct work_struct *work)
  3225. {
  3226. struct iwl_priv *priv =
  3227. container_of(work, struct iwl_priv, beacon_update);
  3228. struct sk_buff *beacon;
  3229. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  3230. beacon = ieee80211_beacon_get(priv->hw, priv->interface_id, NULL);
  3231. if (!beacon) {
  3232. IWL_ERROR("update beacon failed\n");
  3233. return;
  3234. }
  3235. mutex_lock(&priv->mutex);
  3236. /* new beacon skb is allocated every time; dispose previous.*/
  3237. if (priv->ibss_beacon)
  3238. dev_kfree_skb(priv->ibss_beacon);
  3239. priv->ibss_beacon = beacon;
  3240. mutex_unlock(&priv->mutex);
  3241. iwl_send_beacon_cmd(priv);
  3242. }
  3243. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  3244. struct iwl_rx_mem_buffer *rxb)
  3245. {
  3246. #ifdef CONFIG_IWLWIFI_DEBUG
  3247. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3248. struct iwl_beacon_notif *beacon = &(pkt->u.beacon_status);
  3249. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  3250. IWL_DEBUG_RX("beacon status %x retries %d iss %d "
  3251. "tsf %d %d rate %d\n",
  3252. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  3253. beacon->beacon_notify_hdr.failure_frame,
  3254. le32_to_cpu(beacon->ibss_mgr_status),
  3255. le32_to_cpu(beacon->high_tsf),
  3256. le32_to_cpu(beacon->low_tsf), rate);
  3257. #endif
  3258. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  3259. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  3260. queue_work(priv->workqueue, &priv->beacon_update);
  3261. }
  3262. /* Service response to REPLY_SCAN_CMD (0x80) */
  3263. static void iwl_rx_reply_scan(struct iwl_priv *priv,
  3264. struct iwl_rx_mem_buffer *rxb)
  3265. {
  3266. #ifdef CONFIG_IWLWIFI_DEBUG
  3267. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3268. struct iwl_scanreq_notification *notif =
  3269. (struct iwl_scanreq_notification *)pkt->u.raw;
  3270. IWL_DEBUG_RX("Scan request status = 0x%x\n", notif->status);
  3271. #endif
  3272. }
  3273. /* Service SCAN_START_NOTIFICATION (0x82) */
  3274. static void iwl_rx_scan_start_notif(struct iwl_priv *priv,
  3275. struct iwl_rx_mem_buffer *rxb)
  3276. {
  3277. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3278. struct iwl_scanstart_notification *notif =
  3279. (struct iwl_scanstart_notification *)pkt->u.raw;
  3280. priv->scan_start_tsf = le32_to_cpu(notif->tsf_low);
  3281. IWL_DEBUG_SCAN("Scan start: "
  3282. "%d [802.11%s] "
  3283. "(TSF: 0x%08X:%08X) - %d (beacon timer %u)\n",
  3284. notif->channel,
  3285. notif->band ? "bg" : "a",
  3286. notif->tsf_high,
  3287. notif->tsf_low, notif->status, notif->beacon_timer);
  3288. }
  3289. /* Service SCAN_RESULTS_NOTIFICATION (0x83) */
  3290. static void iwl_rx_scan_results_notif(struct iwl_priv *priv,
  3291. struct iwl_rx_mem_buffer *rxb)
  3292. {
  3293. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3294. struct iwl_scanresults_notification *notif =
  3295. (struct iwl_scanresults_notification *)pkt->u.raw;
  3296. IWL_DEBUG_SCAN("Scan ch.res: "
  3297. "%d [802.11%s] "
  3298. "(TSF: 0x%08X:%08X) - %d "
  3299. "elapsed=%lu usec (%dms since last)\n",
  3300. notif->channel,
  3301. notif->band ? "bg" : "a",
  3302. le32_to_cpu(notif->tsf_high),
  3303. le32_to_cpu(notif->tsf_low),
  3304. le32_to_cpu(notif->statistics[0]),
  3305. le32_to_cpu(notif->tsf_low) - priv->scan_start_tsf,
  3306. jiffies_to_msecs(elapsed_jiffies
  3307. (priv->last_scan_jiffies, jiffies)));
  3308. priv->last_scan_jiffies = jiffies;
  3309. }
  3310. /* Service SCAN_COMPLETE_NOTIFICATION (0x84) */
  3311. static void iwl_rx_scan_complete_notif(struct iwl_priv *priv,
  3312. struct iwl_rx_mem_buffer *rxb)
  3313. {
  3314. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3315. struct iwl_scancomplete_notification *scan_notif = (void *)pkt->u.raw;
  3316. IWL_DEBUG_SCAN("Scan complete: %d channels (TSF 0x%08X:%08X) - %d\n",
  3317. scan_notif->scanned_channels,
  3318. scan_notif->tsf_low,
  3319. scan_notif->tsf_high, scan_notif->status);
  3320. /* The HW is no longer scanning */
  3321. clear_bit(STATUS_SCAN_HW, &priv->status);
  3322. /* The scan completion notification came in, so kill that timer... */
  3323. cancel_delayed_work(&priv->scan_check);
  3324. IWL_DEBUG_INFO("Scan pass on %sGHz took %dms\n",
  3325. (priv->scan_bands == 2) ? "2.4" : "5.2",
  3326. jiffies_to_msecs(elapsed_jiffies
  3327. (priv->scan_pass_start, jiffies)));
  3328. /* Remove this scanned band from the list
  3329. * of pending bands to scan */
  3330. priv->scan_bands--;
  3331. /* If a request to abort was given, or the scan did not succeed
  3332. * then we reset the scan state machine and terminate,
  3333. * re-queuing another scan if one has been requested */
  3334. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  3335. IWL_DEBUG_INFO("Aborted scan completed.\n");
  3336. clear_bit(STATUS_SCAN_ABORTING, &priv->status);
  3337. } else {
  3338. /* If there are more bands on this scan pass reschedule */
  3339. if (priv->scan_bands > 0)
  3340. goto reschedule;
  3341. }
  3342. priv->last_scan_jiffies = jiffies;
  3343. IWL_DEBUG_INFO("Setting scan to off\n");
  3344. clear_bit(STATUS_SCANNING, &priv->status);
  3345. IWL_DEBUG_INFO("Scan took %dms\n",
  3346. jiffies_to_msecs(elapsed_jiffies(priv->scan_start, jiffies)));
  3347. queue_work(priv->workqueue, &priv->scan_completed);
  3348. return;
  3349. reschedule:
  3350. priv->scan_pass_start = jiffies;
  3351. queue_work(priv->workqueue, &priv->request_scan);
  3352. }
  3353. /* Handle notification from uCode that card's power state is changing
  3354. * due to software, hardware, or critical temperature RFKILL */
  3355. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  3356. struct iwl_rx_mem_buffer *rxb)
  3357. {
  3358. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  3359. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  3360. unsigned long status = priv->status;
  3361. IWL_DEBUG_RF_KILL("Card state received: HW:%s SW:%s\n",
  3362. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  3363. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  3364. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  3365. RF_CARD_DISABLED)) {
  3366. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  3367. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  3368. if (!iwl_grab_restricted_access(priv)) {
  3369. iwl_write_restricted(
  3370. priv, HBUS_TARG_MBX_C,
  3371. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  3372. iwl_release_restricted_access(priv);
  3373. }
  3374. if (!(flags & RXON_CARD_DISABLED)) {
  3375. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  3376. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  3377. if (!iwl_grab_restricted_access(priv)) {
  3378. iwl_write_restricted(
  3379. priv, HBUS_TARG_MBX_C,
  3380. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  3381. iwl_release_restricted_access(priv);
  3382. }
  3383. }
  3384. if (flags & RF_CARD_DISABLED) {
  3385. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  3386. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  3387. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  3388. if (!iwl_grab_restricted_access(priv))
  3389. iwl_release_restricted_access(priv);
  3390. }
  3391. }
  3392. if (flags & HW_CARD_DISABLED)
  3393. set_bit(STATUS_RF_KILL_HW, &priv->status);
  3394. else
  3395. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  3396. if (flags & SW_CARD_DISABLED)
  3397. set_bit(STATUS_RF_KILL_SW, &priv->status);
  3398. else
  3399. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  3400. if (!(flags & RXON_CARD_DISABLED))
  3401. iwl_scan_cancel(priv);
  3402. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  3403. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  3404. (test_bit(STATUS_RF_KILL_SW, &status) !=
  3405. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  3406. queue_work(priv->workqueue, &priv->rf_kill);
  3407. else
  3408. wake_up_interruptible(&priv->wait_command_queue);
  3409. }
  3410. /**
  3411. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  3412. *
  3413. * Setup the RX handlers for each of the reply types sent from the uCode
  3414. * to the host.
  3415. *
  3416. * This function chains into the hardware specific files for them to setup
  3417. * any hardware specific handlers as well.
  3418. */
  3419. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  3420. {
  3421. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  3422. priv->rx_handlers[REPLY_ADD_STA] = iwl_rx_reply_add_sta;
  3423. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  3424. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  3425. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  3426. iwl_rx_spectrum_measure_notif;
  3427. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  3428. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  3429. iwl_rx_pm_debug_statistics_notif;
  3430. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  3431. /* NOTE: iwl_rx_statistics is different based on whether
  3432. * the build is for the 3945 or the 4965. See the
  3433. * corresponding implementation in iwl-XXXX.c
  3434. *
  3435. * The same handler is used for both the REPLY to a
  3436. * discrete statistics request from the host as well as
  3437. * for the periodic statistics notification from the uCode
  3438. */
  3439. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_hw_rx_statistics;
  3440. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_hw_rx_statistics;
  3441. priv->rx_handlers[REPLY_SCAN_CMD] = iwl_rx_reply_scan;
  3442. priv->rx_handlers[SCAN_START_NOTIFICATION] = iwl_rx_scan_start_notif;
  3443. priv->rx_handlers[SCAN_RESULTS_NOTIFICATION] =
  3444. iwl_rx_scan_results_notif;
  3445. priv->rx_handlers[SCAN_COMPLETE_NOTIFICATION] =
  3446. iwl_rx_scan_complete_notif;
  3447. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  3448. priv->rx_handlers[REPLY_TX] = iwl_rx_reply_tx;
  3449. /* Setup hardware specific Rx handlers */
  3450. iwl_hw_rx_handler_setup(priv);
  3451. }
  3452. /**
  3453. * iwl_tx_cmd_complete - Pull unused buffers off the queue and reclaim them
  3454. * @rxb: Rx buffer to reclaim
  3455. *
  3456. * If an Rx buffer has an async callback associated with it the callback
  3457. * will be executed. The attached skb (if present) will only be freed
  3458. * if the callback returns 1
  3459. */
  3460. static void iwl_tx_cmd_complete(struct iwl_priv *priv,
  3461. struct iwl_rx_mem_buffer *rxb)
  3462. {
  3463. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  3464. u16 sequence = le16_to_cpu(pkt->hdr.sequence);
  3465. int txq_id = SEQ_TO_QUEUE(sequence);
  3466. int index = SEQ_TO_INDEX(sequence);
  3467. int huge = sequence & SEQ_HUGE_FRAME;
  3468. int cmd_index;
  3469. struct iwl_cmd *cmd;
  3470. /* If a Tx command is being handled and it isn't in the actual
  3471. * command queue then there a command routing bug has been introduced
  3472. * in the queue management code. */
  3473. if (txq_id != IWL_CMD_QUEUE_NUM)
  3474. IWL_ERROR("Error wrong command queue %d command id 0x%X\n",
  3475. txq_id, pkt->hdr.cmd);
  3476. BUG_ON(txq_id != IWL_CMD_QUEUE_NUM);
  3477. cmd_index = get_cmd_index(&priv->txq[IWL_CMD_QUEUE_NUM].q, index, huge);
  3478. cmd = &priv->txq[IWL_CMD_QUEUE_NUM].cmd[cmd_index];
  3479. /* Input error checking is done when commands are added to queue. */
  3480. if (cmd->meta.flags & CMD_WANT_SKB) {
  3481. cmd->meta.source->u.skb = rxb->skb;
  3482. rxb->skb = NULL;
  3483. } else if (cmd->meta.u.callback &&
  3484. !cmd->meta.u.callback(priv, cmd, rxb->skb))
  3485. rxb->skb = NULL;
  3486. iwl_tx_queue_reclaim(priv, txq_id, index);
  3487. if (!(cmd->meta.flags & CMD_ASYNC)) {
  3488. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  3489. wake_up_interruptible(&priv->wait_command_queue);
  3490. }
  3491. }
  3492. /************************** RX-FUNCTIONS ****************************/
  3493. /*
  3494. * Rx theory of operation
  3495. *
  3496. * The host allocates 32 DMA target addresses and passes the host address
  3497. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  3498. * 0 to 31
  3499. *
  3500. * Rx Queue Indexes
  3501. * The host/firmware share two index registers for managing the Rx buffers.
  3502. *
  3503. * The READ index maps to the first position that the firmware may be writing
  3504. * to -- the driver can read up to (but not including) this position and get
  3505. * good data.
  3506. * The READ index is managed by the firmware once the card is enabled.
  3507. *
  3508. * The WRITE index maps to the last position the driver has read from -- the
  3509. * position preceding WRITE is the last slot the firmware can place a packet.
  3510. *
  3511. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  3512. * WRITE = READ.
  3513. *
  3514. * During initialization the host sets up the READ queue position to the first
  3515. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  3516. *
  3517. * When the firmware places a packet in a buffer it will advance the READ index
  3518. * and fire the RX interrupt. The driver can then query the READ index and
  3519. * process as many packets as possible, moving the WRITE index forward as it
  3520. * resets the Rx queue buffers with new memory.
  3521. *
  3522. * The management in the driver is as follows:
  3523. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  3524. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  3525. * to replensish the iwl->rxq->rx_free.
  3526. * + In iwl_rx_replenish (scheduled) if 'processed' != 'read' then the
  3527. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  3528. * 'processed' and 'read' driver indexes as well)
  3529. * + A received packet is processed and handed to the kernel network stack,
  3530. * detached from the iwl->rxq. The driver 'processed' index is updated.
  3531. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  3532. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  3533. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  3534. * were enough free buffers and RX_STALLED is set it is cleared.
  3535. *
  3536. *
  3537. * Driver sequence:
  3538. *
  3539. * iwl_rx_queue_alloc() Allocates rx_free
  3540. * iwl_rx_replenish() Replenishes rx_free list from rx_used, and calls
  3541. * iwl_rx_queue_restock
  3542. * iwl_rx_queue_restock() Moves available buffers from rx_free into Rx
  3543. * queue, updates firmware pointers, and updates
  3544. * the WRITE index. If insufficient rx_free buffers
  3545. * are available, schedules iwl_rx_replenish
  3546. *
  3547. * -- enable interrupts --
  3548. * ISR - iwl_rx() Detach iwl_rx_mem_buffers from pool up to the
  3549. * READ INDEX, detaching the SKB from the pool.
  3550. * Moves the packet buffer from queue to rx_used.
  3551. * Calls iwl_rx_queue_restock to refill any empty
  3552. * slots.
  3553. * ...
  3554. *
  3555. */
  3556. /**
  3557. * iwl_rx_queue_space - Return number of free slots available in queue.
  3558. */
  3559. static int iwl_rx_queue_space(const struct iwl_rx_queue *q)
  3560. {
  3561. int s = q->read - q->write;
  3562. if (s <= 0)
  3563. s += RX_QUEUE_SIZE;
  3564. /* keep some buffer to not confuse full and empty queue */
  3565. s -= 2;
  3566. if (s < 0)
  3567. s = 0;
  3568. return s;
  3569. }
  3570. /**
  3571. * iwl_rx_queue_update_write_ptr - Update the write pointer for the RX queue
  3572. *
  3573. * NOTE: This function has 3945 and 4965 specific code sections
  3574. * but is declared in base due to the majority of the
  3575. * implementation being the same (only a numeric constant is
  3576. * different)
  3577. *
  3578. */
  3579. int iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q)
  3580. {
  3581. u32 reg = 0;
  3582. int rc = 0;
  3583. unsigned long flags;
  3584. spin_lock_irqsave(&q->lock, flags);
  3585. if (q->need_update == 0)
  3586. goto exit_unlock;
  3587. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  3588. reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
  3589. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  3590. iwl_set_bit(priv, CSR_GP_CNTRL,
  3591. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  3592. goto exit_unlock;
  3593. }
  3594. rc = iwl_grab_restricted_access(priv);
  3595. if (rc)
  3596. goto exit_unlock;
  3597. iwl_write_restricted(priv, FH_RSCSR_CHNL0_WPTR,
  3598. q->write & ~0x7);
  3599. iwl_release_restricted_access(priv);
  3600. } else
  3601. iwl_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write & ~0x7);
  3602. q->need_update = 0;
  3603. exit_unlock:
  3604. spin_unlock_irqrestore(&q->lock, flags);
  3605. return rc;
  3606. }
  3607. /**
  3608. * iwl_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer pointer.
  3609. *
  3610. * NOTE: This function has 3945 and 4965 specific code paths in it.
  3611. */
  3612. static inline __le32 iwl_dma_addr2rbd_ptr(struct iwl_priv *priv,
  3613. dma_addr_t dma_addr)
  3614. {
  3615. return cpu_to_le32((u32)(dma_addr >> 8));
  3616. }
  3617. /**
  3618. * iwl_rx_queue_restock - refill RX queue from pre-allocated pool
  3619. *
  3620. * If there are slots in the RX queue that need to be restocked,
  3621. * and we have free pre-allocated buffers, fill the ranks as much
  3622. * as we can pulling from rx_free.
  3623. *
  3624. * This moves the 'write' index forward to catch up with 'processed', and
  3625. * also updates the memory address in the firmware to reference the new
  3626. * target buffer.
  3627. */
  3628. int iwl_rx_queue_restock(struct iwl_priv *priv)
  3629. {
  3630. struct iwl_rx_queue *rxq = &priv->rxq;
  3631. struct list_head *element;
  3632. struct iwl_rx_mem_buffer *rxb;
  3633. unsigned long flags;
  3634. int write, rc;
  3635. spin_lock_irqsave(&rxq->lock, flags);
  3636. write = rxq->write & ~0x7;
  3637. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  3638. element = rxq->rx_free.next;
  3639. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  3640. list_del(element);
  3641. rxq->bd[rxq->write] = iwl_dma_addr2rbd_ptr(priv, rxb->dma_addr);
  3642. rxq->queue[rxq->write] = rxb;
  3643. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  3644. rxq->free_count--;
  3645. }
  3646. spin_unlock_irqrestore(&rxq->lock, flags);
  3647. /* If the pre-allocated buffer pool is dropping low, schedule to
  3648. * refill it */
  3649. if (rxq->free_count <= RX_LOW_WATERMARK)
  3650. queue_work(priv->workqueue, &priv->rx_replenish);
  3651. /* If we've added more space for the firmware to place data, tell it */
  3652. if ((write != (rxq->write & ~0x7))
  3653. || (abs(rxq->write - rxq->read) > 7)) {
  3654. spin_lock_irqsave(&rxq->lock, flags);
  3655. rxq->need_update = 1;
  3656. spin_unlock_irqrestore(&rxq->lock, flags);
  3657. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  3658. if (rc)
  3659. return rc;
  3660. }
  3661. return 0;
  3662. }
  3663. /**
  3664. * iwl_rx_replensih - Move all used packet from rx_used to rx_free
  3665. *
  3666. * When moving to rx_free an SKB is allocated for the slot.
  3667. *
  3668. * Also restock the Rx queue via iwl_rx_queue_restock.
  3669. * This is called as a scheduled work item (except for during intialization)
  3670. */
  3671. void iwl_rx_replenish(void *data)
  3672. {
  3673. struct iwl_priv *priv = data;
  3674. struct iwl_rx_queue *rxq = &priv->rxq;
  3675. struct list_head *element;
  3676. struct iwl_rx_mem_buffer *rxb;
  3677. unsigned long flags;
  3678. spin_lock_irqsave(&rxq->lock, flags);
  3679. while (!list_empty(&rxq->rx_used)) {
  3680. element = rxq->rx_used.next;
  3681. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  3682. rxb->skb =
  3683. alloc_skb(IWL_RX_BUF_SIZE, __GFP_NOWARN | GFP_ATOMIC);
  3684. if (!rxb->skb) {
  3685. if (net_ratelimit())
  3686. printk(KERN_CRIT DRV_NAME
  3687. ": Can not allocate SKB buffers\n");
  3688. /* We don't reschedule replenish work here -- we will
  3689. * call the restock method and if it still needs
  3690. * more buffers it will schedule replenish */
  3691. break;
  3692. }
  3693. priv->alloc_rxb_skb++;
  3694. list_del(element);
  3695. rxb->dma_addr =
  3696. pci_map_single(priv->pci_dev, rxb->skb->data,
  3697. IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
  3698. list_add_tail(&rxb->list, &rxq->rx_free);
  3699. rxq->free_count++;
  3700. }
  3701. spin_unlock_irqrestore(&rxq->lock, flags);
  3702. spin_lock_irqsave(&priv->lock, flags);
  3703. iwl_rx_queue_restock(priv);
  3704. spin_unlock_irqrestore(&priv->lock, flags);
  3705. }
  3706. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  3707. * If an SKB has been detached, the POOL needs to have it's SKB set to NULL
  3708. * This free routine walks the list of POOL entries and if SKB is set to
  3709. * non NULL it is unmapped and freed
  3710. */
  3711. void iwl_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  3712. {
  3713. int i;
  3714. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  3715. if (rxq->pool[i].skb != NULL) {
  3716. pci_unmap_single(priv->pci_dev,
  3717. rxq->pool[i].dma_addr,
  3718. IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
  3719. dev_kfree_skb(rxq->pool[i].skb);
  3720. }
  3721. }
  3722. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  3723. rxq->dma_addr);
  3724. rxq->bd = NULL;
  3725. }
  3726. int iwl_rx_queue_alloc(struct iwl_priv *priv)
  3727. {
  3728. struct iwl_rx_queue *rxq = &priv->rxq;
  3729. struct pci_dev *dev = priv->pci_dev;
  3730. int i;
  3731. spin_lock_init(&rxq->lock);
  3732. INIT_LIST_HEAD(&rxq->rx_free);
  3733. INIT_LIST_HEAD(&rxq->rx_used);
  3734. rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
  3735. if (!rxq->bd)
  3736. return -ENOMEM;
  3737. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3738. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
  3739. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3740. /* Set us so that we have processed and used all buffers, but have
  3741. * not restocked the Rx queue with fresh buffers */
  3742. rxq->read = rxq->write = 0;
  3743. rxq->free_count = 0;
  3744. rxq->need_update = 0;
  3745. return 0;
  3746. }
  3747. void iwl_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  3748. {
  3749. unsigned long flags;
  3750. int i;
  3751. spin_lock_irqsave(&rxq->lock, flags);
  3752. INIT_LIST_HEAD(&rxq->rx_free);
  3753. INIT_LIST_HEAD(&rxq->rx_used);
  3754. /* Fill the rx_used queue with _all_ of the Rx buffers */
  3755. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  3756. /* In the reset function, these buffers may have been allocated
  3757. * to an SKB, so we need to unmap and free potential storage */
  3758. if (rxq->pool[i].skb != NULL) {
  3759. pci_unmap_single(priv->pci_dev,
  3760. rxq->pool[i].dma_addr,
  3761. IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
  3762. priv->alloc_rxb_skb--;
  3763. dev_kfree_skb(rxq->pool[i].skb);
  3764. rxq->pool[i].skb = NULL;
  3765. }
  3766. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  3767. }
  3768. /* Set us so that we have processed and used all buffers, but have
  3769. * not restocked the Rx queue with fresh buffers */
  3770. rxq->read = rxq->write = 0;
  3771. rxq->free_count = 0;
  3772. spin_unlock_irqrestore(&rxq->lock, flags);
  3773. }
  3774. /* Convert linear signal-to-noise ratio into dB */
  3775. static u8 ratio2dB[100] = {
  3776. /* 0 1 2 3 4 5 6 7 8 9 */
  3777. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  3778. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  3779. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  3780. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  3781. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  3782. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  3783. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  3784. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  3785. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  3786. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  3787. };
  3788. /* Calculates a relative dB value from a ratio of linear
  3789. * (i.e. not dB) signal levels.
  3790. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  3791. int iwl_calc_db_from_ratio(int sig_ratio)
  3792. {
  3793. /* 1000:1 or higher just report as 60 dB */
  3794. if (sig_ratio >= 1000)
  3795. return 60;
  3796. /* 100:1 or higher, divide by 10 and use table,
  3797. * add 20 dB to make up for divide by 10 */
  3798. if (sig_ratio >= 100)
  3799. return (20 + (int)ratio2dB[sig_ratio/10]);
  3800. /* We shouldn't see this */
  3801. if (sig_ratio < 1)
  3802. return 0;
  3803. /* Use table for ratios 1:1 - 99:1 */
  3804. return (int)ratio2dB[sig_ratio];
  3805. }
  3806. #define PERFECT_RSSI (-20) /* dBm */
  3807. #define WORST_RSSI (-95) /* dBm */
  3808. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  3809. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  3810. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  3811. * about formulas used below. */
  3812. int iwl_calc_sig_qual(int rssi_dbm, int noise_dbm)
  3813. {
  3814. int sig_qual;
  3815. int degradation = PERFECT_RSSI - rssi_dbm;
  3816. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  3817. * as indicator; formula is (signal dbm - noise dbm).
  3818. * SNR at or above 40 is a great signal (100%).
  3819. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  3820. * Weakest usable signal is usually 10 - 15 dB SNR. */
  3821. if (noise_dbm) {
  3822. if (rssi_dbm - noise_dbm >= 40)
  3823. return 100;
  3824. else if (rssi_dbm < noise_dbm)
  3825. return 0;
  3826. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  3827. /* Else use just the signal level.
  3828. * This formula is a least squares fit of data points collected and
  3829. * compared with a reference system that had a percentage (%) display
  3830. * for signal quality. */
  3831. } else
  3832. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  3833. (15 * RSSI_RANGE + 62 * degradation)) /
  3834. (RSSI_RANGE * RSSI_RANGE);
  3835. if (sig_qual > 100)
  3836. sig_qual = 100;
  3837. else if (sig_qual < 1)
  3838. sig_qual = 0;
  3839. return sig_qual;
  3840. }
  3841. /**
  3842. * iwl_rx_handle - Main entry function for receiving responses from the uCode
  3843. *
  3844. * Uses the priv->rx_handlers callback function array to invoke
  3845. * the appropriate handlers, including command responses,
  3846. * frame-received notifications, and other notifications.
  3847. */
  3848. static void iwl_rx_handle(struct iwl_priv *priv)
  3849. {
  3850. struct iwl_rx_mem_buffer *rxb;
  3851. struct iwl_rx_packet *pkt;
  3852. struct iwl_rx_queue *rxq = &priv->rxq;
  3853. u32 r, i;
  3854. int reclaim;
  3855. unsigned long flags;
  3856. r = iwl_hw_get_rx_read(priv);
  3857. i = rxq->read;
  3858. /* Rx interrupt, but nothing sent from uCode */
  3859. if (i == r)
  3860. IWL_DEBUG(IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  3861. while (i != r) {
  3862. rxb = rxq->queue[i];
  3863. /* If an RXB doesn't have a queue slot associated with it
  3864. * then a bug has been introduced in the queue refilling
  3865. * routines -- catch it here */
  3866. BUG_ON(rxb == NULL);
  3867. rxq->queue[i] = NULL;
  3868. pci_dma_sync_single_for_cpu(priv->pci_dev, rxb->dma_addr,
  3869. IWL_RX_BUF_SIZE,
  3870. PCI_DMA_FROMDEVICE);
  3871. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  3872. /* Reclaim a command buffer only if this packet is a response
  3873. * to a (driver-originated) command.
  3874. * If the packet (e.g. Rx frame) originated from uCode,
  3875. * there is no command buffer to reclaim.
  3876. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  3877. * but apparently a few don't get set; catch them here. */
  3878. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  3879. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  3880. (pkt->hdr.cmd != REPLY_4965_RX) &&
  3881. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  3882. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  3883. (pkt->hdr.cmd != REPLY_TX);
  3884. /* Based on type of command response or notification,
  3885. * handle those that need handling via function in
  3886. * rx_handlers table. See iwl_setup_rx_handlers() */
  3887. if (priv->rx_handlers[pkt->hdr.cmd]) {
  3888. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3889. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  3890. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  3891. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  3892. } else {
  3893. /* No handling needed */
  3894. IWL_DEBUG(IWL_DL_HOST_COMMAND | IWL_DL_RX | IWL_DL_ISR,
  3895. "r %d i %d No handler needed for %s, 0x%02x\n",
  3896. r, i, get_cmd_string(pkt->hdr.cmd),
  3897. pkt->hdr.cmd);
  3898. }
  3899. if (reclaim) {
  3900. /* Invoke any callbacks, transfer the skb to caller,
  3901. * and fire off the (possibly) blocking iwl_send_cmd()
  3902. * as we reclaim the driver command queue */
  3903. if (rxb && rxb->skb)
  3904. iwl_tx_cmd_complete(priv, rxb);
  3905. else
  3906. IWL_WARNING("Claim null rxb?\n");
  3907. }
  3908. /* For now we just don't re-use anything. We can tweak this
  3909. * later to try and re-use notification packets and SKBs that
  3910. * fail to Rx correctly */
  3911. if (rxb->skb != NULL) {
  3912. priv->alloc_rxb_skb--;
  3913. dev_kfree_skb_any(rxb->skb);
  3914. rxb->skb = NULL;
  3915. }
  3916. pci_unmap_single(priv->pci_dev, rxb->dma_addr,
  3917. IWL_RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
  3918. spin_lock_irqsave(&rxq->lock, flags);
  3919. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  3920. spin_unlock_irqrestore(&rxq->lock, flags);
  3921. i = (i + 1) & RX_QUEUE_MASK;
  3922. }
  3923. /* Backtrack one entry */
  3924. priv->rxq.read = i;
  3925. iwl_rx_queue_restock(priv);
  3926. }
  3927. int iwl_tx_queue_update_write_ptr(struct iwl_priv *priv,
  3928. struct iwl_tx_queue *txq)
  3929. {
  3930. u32 reg = 0;
  3931. int rc = 0;
  3932. int txq_id = txq->q.id;
  3933. if (txq->need_update == 0)
  3934. return rc;
  3935. /* if we're trying to save power */
  3936. if (test_bit(STATUS_POWER_PMI, &priv->status)) {
  3937. /* wake up nic if it's powered down ...
  3938. * uCode will wake up, and interrupt us again, so next
  3939. * time we'll skip this part. */
  3940. reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
  3941. if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
  3942. IWL_DEBUG_INFO("Requesting wakeup, GP1 = 0x%x\n", reg);
  3943. iwl_set_bit(priv, CSR_GP_CNTRL,
  3944. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  3945. return rc;
  3946. }
  3947. /* restore this queue's parameters in nic hardware. */
  3948. rc = iwl_grab_restricted_access(priv);
  3949. if (rc)
  3950. return rc;
  3951. iwl_write_restricted(priv, HBUS_TARG_WRPTR,
  3952. txq->q.first_empty | (txq_id << 8));
  3953. iwl_release_restricted_access(priv);
  3954. /* else not in power-save mode, uCode will never sleep when we're
  3955. * trying to tx (during RFKILL, we're not trying to tx). */
  3956. } else
  3957. iwl_write32(priv, HBUS_TARG_WRPTR,
  3958. txq->q.first_empty | (txq_id << 8));
  3959. txq->need_update = 0;
  3960. return rc;
  3961. }
  3962. #ifdef CONFIG_IWLWIFI_DEBUG
  3963. static void iwl_print_rx_config_cmd(struct iwl_rxon_cmd *rxon)
  3964. {
  3965. DECLARE_MAC_BUF(mac);
  3966. IWL_DEBUG_RADIO("RX CONFIG:\n");
  3967. iwl_print_hex_dump(IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  3968. IWL_DEBUG_RADIO("u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  3969. IWL_DEBUG_RADIO("u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  3970. IWL_DEBUG_RADIO("u32 filter_flags: 0x%08x\n",
  3971. le32_to_cpu(rxon->filter_flags));
  3972. IWL_DEBUG_RADIO("u8 dev_type: 0x%x\n", rxon->dev_type);
  3973. IWL_DEBUG_RADIO("u8 ofdm_basic_rates: 0x%02x\n",
  3974. rxon->ofdm_basic_rates);
  3975. IWL_DEBUG_RADIO("u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  3976. IWL_DEBUG_RADIO("u8[6] node_addr: %s\n",
  3977. print_mac(mac, rxon->node_addr));
  3978. IWL_DEBUG_RADIO("u8[6] bssid_addr: %s\n",
  3979. print_mac(mac, rxon->bssid_addr));
  3980. IWL_DEBUG_RADIO("u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  3981. }
  3982. #endif
  3983. static void iwl_enable_interrupts(struct iwl_priv *priv)
  3984. {
  3985. IWL_DEBUG_ISR("Enabling interrupts\n");
  3986. set_bit(STATUS_INT_ENABLED, &priv->status);
  3987. iwl_write32(priv, CSR_INT_MASK, CSR_INI_SET_MASK);
  3988. }
  3989. static inline void iwl_disable_interrupts(struct iwl_priv *priv)
  3990. {
  3991. clear_bit(STATUS_INT_ENABLED, &priv->status);
  3992. /* disable interrupts from uCode/NIC to host */
  3993. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  3994. /* acknowledge/clear/reset any interrupts still pending
  3995. * from uCode or flow handler (Rx/Tx DMA) */
  3996. iwl_write32(priv, CSR_INT, 0xffffffff);
  3997. iwl_write32(priv, CSR_FH_INT_STATUS, 0xffffffff);
  3998. IWL_DEBUG_ISR("Disabled interrupts\n");
  3999. }
  4000. static const char *desc_lookup(int i)
  4001. {
  4002. switch (i) {
  4003. case 1:
  4004. return "FAIL";
  4005. case 2:
  4006. return "BAD_PARAM";
  4007. case 3:
  4008. return "BAD_CHECKSUM";
  4009. case 4:
  4010. return "NMI_INTERRUPT";
  4011. case 5:
  4012. return "SYSASSERT";
  4013. case 6:
  4014. return "FATAL_ERROR";
  4015. }
  4016. return "UNKNOWN";
  4017. }
  4018. #define ERROR_START_OFFSET (1 * sizeof(u32))
  4019. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  4020. static void iwl_dump_nic_error_log(struct iwl_priv *priv)
  4021. {
  4022. u32 data2, line;
  4023. u32 desc, time, count, base, data1;
  4024. u32 blink1, blink2, ilink1, ilink2;
  4025. int rc;
  4026. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  4027. if (!iwl_hw_valid_rtc_data_addr(base)) {
  4028. IWL_ERROR("Not valid error log pointer 0x%08X\n", base);
  4029. return;
  4030. }
  4031. rc = iwl_grab_restricted_access(priv);
  4032. if (rc) {
  4033. IWL_WARNING("Can not read from adapter at this time.\n");
  4034. return;
  4035. }
  4036. count = iwl_read_restricted_mem(priv, base);
  4037. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  4038. IWL_ERROR("Start IWL Error Log Dump:\n");
  4039. IWL_ERROR("Status: 0x%08lX, Config: %08X count: %d\n",
  4040. priv->status, priv->config, count);
  4041. }
  4042. desc = iwl_read_restricted_mem(priv, base + 1 * sizeof(u32));
  4043. blink1 = iwl_read_restricted_mem(priv, base + 3 * sizeof(u32));
  4044. blink2 = iwl_read_restricted_mem(priv, base + 4 * sizeof(u32));
  4045. ilink1 = iwl_read_restricted_mem(priv, base + 5 * sizeof(u32));
  4046. ilink2 = iwl_read_restricted_mem(priv, base + 6 * sizeof(u32));
  4047. data1 = iwl_read_restricted_mem(priv, base + 7 * sizeof(u32));
  4048. data2 = iwl_read_restricted_mem(priv, base + 8 * sizeof(u32));
  4049. line = iwl_read_restricted_mem(priv, base + 9 * sizeof(u32));
  4050. time = iwl_read_restricted_mem(priv, base + 11 * sizeof(u32));
  4051. IWL_ERROR("Desc Time "
  4052. "data1 data2 line\n");
  4053. IWL_ERROR("%-13s (#%d) %010u 0x%08X 0x%08X %u\n",
  4054. desc_lookup(desc), desc, time, data1, data2, line);
  4055. IWL_ERROR("blink1 blink2 ilink1 ilink2\n");
  4056. IWL_ERROR("0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  4057. ilink1, ilink2);
  4058. iwl_release_restricted_access(priv);
  4059. }
  4060. #define EVENT_START_OFFSET (4 * sizeof(u32))
  4061. /**
  4062. * iwl_print_event_log - Dump error event log to syslog
  4063. *
  4064. * NOTE: Must be called with iwl_grab_restricted_access() already obtained!
  4065. */
  4066. static void iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  4067. u32 num_events, u32 mode)
  4068. {
  4069. u32 i;
  4070. u32 base; /* SRAM byte address of event log header */
  4071. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  4072. u32 ptr; /* SRAM byte address of log data */
  4073. u32 ev, time, data; /* event log data */
  4074. if (num_events == 0)
  4075. return;
  4076. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  4077. if (mode == 0)
  4078. event_size = 2 * sizeof(u32);
  4079. else
  4080. event_size = 3 * sizeof(u32);
  4081. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  4082. /* "time" is actually "data" for mode 0 (no timestamp).
  4083. * place event id # at far right for easier visual parsing. */
  4084. for (i = 0; i < num_events; i++) {
  4085. ev = iwl_read_restricted_mem(priv, ptr);
  4086. ptr += sizeof(u32);
  4087. time = iwl_read_restricted_mem(priv, ptr);
  4088. ptr += sizeof(u32);
  4089. if (mode == 0)
  4090. IWL_ERROR("0x%08x\t%04u\n", time, ev); /* data, ev */
  4091. else {
  4092. data = iwl_read_restricted_mem(priv, ptr);
  4093. ptr += sizeof(u32);
  4094. IWL_ERROR("%010u\t0x%08x\t%04u\n", time, data, ev);
  4095. }
  4096. }
  4097. }
  4098. static void iwl_dump_nic_event_log(struct iwl_priv *priv)
  4099. {
  4100. int rc;
  4101. u32 base; /* SRAM byte address of event log header */
  4102. u32 capacity; /* event log capacity in # entries */
  4103. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  4104. u32 num_wraps; /* # times uCode wrapped to top of log */
  4105. u32 next_entry; /* index of next entry to be written by uCode */
  4106. u32 size; /* # entries that we'll print */
  4107. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  4108. if (!iwl_hw_valid_rtc_data_addr(base)) {
  4109. IWL_ERROR("Invalid event log pointer 0x%08X\n", base);
  4110. return;
  4111. }
  4112. rc = iwl_grab_restricted_access(priv);
  4113. if (rc) {
  4114. IWL_WARNING("Can not read from adapter at this time.\n");
  4115. return;
  4116. }
  4117. /* event log header */
  4118. capacity = iwl_read_restricted_mem(priv, base);
  4119. mode = iwl_read_restricted_mem(priv, base + (1 * sizeof(u32)));
  4120. num_wraps = iwl_read_restricted_mem(priv, base + (2 * sizeof(u32)));
  4121. next_entry = iwl_read_restricted_mem(priv, base + (3 * sizeof(u32)));
  4122. size = num_wraps ? capacity : next_entry;
  4123. /* bail out if nothing in log */
  4124. if (size == 0) {
  4125. IWL_ERROR("Start IWL Event Log Dump: nothing in log\n");
  4126. iwl_release_restricted_access(priv);
  4127. return;
  4128. }
  4129. IWL_ERROR("Start IWL Event Log Dump: display count %d, wraps %d\n",
  4130. size, num_wraps);
  4131. /* if uCode has wrapped back to top of log, start at the oldest entry,
  4132. * i.e the next one that uCode would fill. */
  4133. if (num_wraps)
  4134. iwl_print_event_log(priv, next_entry,
  4135. capacity - next_entry, mode);
  4136. /* (then/else) start at top of log */
  4137. iwl_print_event_log(priv, 0, next_entry, mode);
  4138. iwl_release_restricted_access(priv);
  4139. }
  4140. /**
  4141. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  4142. */
  4143. static void iwl_irq_handle_error(struct iwl_priv *priv)
  4144. {
  4145. /* Set the FW error flag -- cleared on iwl_down */
  4146. set_bit(STATUS_FW_ERROR, &priv->status);
  4147. /* Cancel currently queued command. */
  4148. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  4149. #ifdef CONFIG_IWLWIFI_DEBUG
  4150. if (iwl_debug_level & IWL_DL_FW_ERRORS) {
  4151. iwl_dump_nic_error_log(priv);
  4152. iwl_dump_nic_event_log(priv);
  4153. iwl_print_rx_config_cmd(&priv->staging_rxon);
  4154. }
  4155. #endif
  4156. wake_up_interruptible(&priv->wait_command_queue);
  4157. /* Keep the restart process from trying to send host
  4158. * commands by clearing the INIT status bit */
  4159. clear_bit(STATUS_READY, &priv->status);
  4160. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  4161. IWL_DEBUG(IWL_DL_INFO | IWL_DL_FW_ERRORS,
  4162. "Restarting adapter due to uCode error.\n");
  4163. if (iwl_is_associated(priv)) {
  4164. memcpy(&priv->recovery_rxon, &priv->active_rxon,
  4165. sizeof(priv->recovery_rxon));
  4166. priv->error_recovering = 1;
  4167. }
  4168. queue_work(priv->workqueue, &priv->restart);
  4169. }
  4170. }
  4171. static void iwl_error_recovery(struct iwl_priv *priv)
  4172. {
  4173. unsigned long flags;
  4174. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  4175. sizeof(priv->staging_rxon));
  4176. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  4177. iwl_commit_rxon(priv);
  4178. iwl_rxon_add_station(priv, priv->bssid, 1);
  4179. spin_lock_irqsave(&priv->lock, flags);
  4180. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  4181. priv->error_recovering = 0;
  4182. spin_unlock_irqrestore(&priv->lock, flags);
  4183. }
  4184. static void iwl_irq_tasklet(struct iwl_priv *priv)
  4185. {
  4186. u32 inta, handled = 0;
  4187. u32 inta_fh;
  4188. unsigned long flags;
  4189. #ifdef CONFIG_IWLWIFI_DEBUG
  4190. u32 inta_mask;
  4191. #endif
  4192. spin_lock_irqsave(&priv->lock, flags);
  4193. /* Ack/clear/reset pending uCode interrupts.
  4194. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  4195. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  4196. inta = iwl_read32(priv, CSR_INT);
  4197. iwl_write32(priv, CSR_INT, inta);
  4198. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  4199. * Any new interrupts that happen after this, either while we're
  4200. * in this tasklet, or later, will show up in next ISR/tasklet. */
  4201. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  4202. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  4203. #ifdef CONFIG_IWLWIFI_DEBUG
  4204. if (iwl_debug_level & IWL_DL_ISR) {
  4205. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  4206. IWL_DEBUG_ISR("inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  4207. inta, inta_mask, inta_fh);
  4208. }
  4209. #endif
  4210. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  4211. * atomic, make sure that inta covers all the interrupts that
  4212. * we've discovered, even if FH interrupt came in just after
  4213. * reading CSR_INT. */
  4214. if (inta_fh & CSR_FH_INT_RX_MASK)
  4215. inta |= CSR_INT_BIT_FH_RX;
  4216. if (inta_fh & CSR_FH_INT_TX_MASK)
  4217. inta |= CSR_INT_BIT_FH_TX;
  4218. /* Now service all interrupt bits discovered above. */
  4219. if (inta & CSR_INT_BIT_HW_ERR) {
  4220. IWL_ERROR("Microcode HW error detected. Restarting.\n");
  4221. /* Tell the device to stop sending interrupts */
  4222. iwl_disable_interrupts(priv);
  4223. iwl_irq_handle_error(priv);
  4224. handled |= CSR_INT_BIT_HW_ERR;
  4225. spin_unlock_irqrestore(&priv->lock, flags);
  4226. return;
  4227. }
  4228. #ifdef CONFIG_IWLWIFI_DEBUG
  4229. if (iwl_debug_level & (IWL_DL_ISR)) {
  4230. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  4231. if (inta & CSR_INT_BIT_MAC_CLK_ACTV)
  4232. IWL_DEBUG_ISR("Microcode started or stopped.\n");
  4233. /* Alive notification via Rx interrupt will do the real work */
  4234. if (inta & CSR_INT_BIT_ALIVE)
  4235. IWL_DEBUG_ISR("Alive interrupt\n");
  4236. }
  4237. #endif
  4238. /* Safely ignore these bits for debug checks below */
  4239. inta &= ~(CSR_INT_BIT_MAC_CLK_ACTV | CSR_INT_BIT_ALIVE);
  4240. /* HW RF KILL switch toggled (4965 only) */
  4241. if (inta & CSR_INT_BIT_RF_KILL) {
  4242. int hw_rf_kill = 0;
  4243. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  4244. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  4245. hw_rf_kill = 1;
  4246. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL | IWL_DL_ISR,
  4247. "RF_KILL bit toggled to %s.\n",
  4248. hw_rf_kill ? "disable radio":"enable radio");
  4249. /* Queue restart only if RF_KILL switch was set to "kill"
  4250. * when we loaded driver, and is now set to "enable".
  4251. * After we're Alive, RF_KILL gets handled by
  4252. * iwl_rx_card_state_notif() */
  4253. if (!hw_rf_kill && !test_bit(STATUS_ALIVE, &priv->status))
  4254. queue_work(priv->workqueue, &priv->restart);
  4255. handled |= CSR_INT_BIT_RF_KILL;
  4256. }
  4257. /* Chip got too hot and stopped itself (4965 only) */
  4258. if (inta & CSR_INT_BIT_CT_KILL) {
  4259. IWL_ERROR("Microcode CT kill error detected.\n");
  4260. handled |= CSR_INT_BIT_CT_KILL;
  4261. }
  4262. /* Error detected by uCode */
  4263. if (inta & CSR_INT_BIT_SW_ERR) {
  4264. IWL_ERROR("Microcode SW error detected. Restarting 0x%X.\n",
  4265. inta);
  4266. iwl_irq_handle_error(priv);
  4267. handled |= CSR_INT_BIT_SW_ERR;
  4268. }
  4269. /* uCode wakes up after power-down sleep */
  4270. if (inta & CSR_INT_BIT_WAKEUP) {
  4271. IWL_DEBUG_ISR("Wakeup interrupt\n");
  4272. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  4273. iwl_tx_queue_update_write_ptr(priv, &priv->txq[0]);
  4274. iwl_tx_queue_update_write_ptr(priv, &priv->txq[1]);
  4275. iwl_tx_queue_update_write_ptr(priv, &priv->txq[2]);
  4276. iwl_tx_queue_update_write_ptr(priv, &priv->txq[3]);
  4277. iwl_tx_queue_update_write_ptr(priv, &priv->txq[4]);
  4278. iwl_tx_queue_update_write_ptr(priv, &priv->txq[5]);
  4279. handled |= CSR_INT_BIT_WAKEUP;
  4280. }
  4281. /* All uCode command responses, including Tx command responses,
  4282. * Rx "responses" (frame-received notification), and other
  4283. * notifications from uCode come through here*/
  4284. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  4285. iwl_rx_handle(priv);
  4286. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  4287. }
  4288. if (inta & CSR_INT_BIT_FH_TX) {
  4289. IWL_DEBUG_ISR("Tx interrupt\n");
  4290. handled |= CSR_INT_BIT_FH_TX;
  4291. }
  4292. if (inta & ~handled)
  4293. IWL_ERROR("Unhandled INTA bits 0x%08x\n", inta & ~handled);
  4294. if (inta & ~CSR_INI_SET_MASK) {
  4295. IWL_WARNING("Disabled INTA bits 0x%08x were pending\n",
  4296. inta & ~CSR_INI_SET_MASK);
  4297. IWL_WARNING(" with FH_INT = 0x%08x\n", inta_fh);
  4298. }
  4299. /* Re-enable all interrupts */
  4300. iwl_enable_interrupts(priv);
  4301. #ifdef CONFIG_IWLWIFI_DEBUG
  4302. if (iwl_debug_level & (IWL_DL_ISR)) {
  4303. inta = iwl_read32(priv, CSR_INT);
  4304. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  4305. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  4306. IWL_DEBUG_ISR("End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  4307. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  4308. }
  4309. #endif
  4310. spin_unlock_irqrestore(&priv->lock, flags);
  4311. }
  4312. static irqreturn_t iwl_isr(int irq, void *data)
  4313. {
  4314. struct iwl_priv *priv = data;
  4315. u32 inta, inta_mask;
  4316. u32 inta_fh;
  4317. if (!priv)
  4318. return IRQ_NONE;
  4319. spin_lock(&priv->lock);
  4320. /* Disable (but don't clear!) interrupts here to avoid
  4321. * back-to-back ISRs and sporadic interrupts from our NIC.
  4322. * If we have something to service, the tasklet will re-enable ints.
  4323. * If we *don't* have something, we'll re-enable before leaving here. */
  4324. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  4325. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  4326. /* Discover which interrupts are active/pending */
  4327. inta = iwl_read32(priv, CSR_INT);
  4328. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  4329. /* Ignore interrupt if there's nothing in NIC to service.
  4330. * This may be due to IRQ shared with another device,
  4331. * or due to sporadic interrupts thrown from our NIC. */
  4332. if (!inta && !inta_fh) {
  4333. IWL_DEBUG_ISR("Ignore interrupt, inta == 0, inta_fh == 0\n");
  4334. goto none;
  4335. }
  4336. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  4337. /* Hardware disappeared. It might have already raised
  4338. * an interrupt */
  4339. IWL_WARNING("HARDWARE GONE?? INTA == 0x%080x\n", inta);
  4340. goto unplugged;
  4341. }
  4342. IWL_DEBUG_ISR("ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  4343. inta, inta_mask, inta_fh);
  4344. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  4345. tasklet_schedule(&priv->irq_tasklet);
  4346. unplugged:
  4347. spin_unlock(&priv->lock);
  4348. return IRQ_HANDLED;
  4349. none:
  4350. /* re-enable interrupts here since we don't have anything to service. */
  4351. iwl_enable_interrupts(priv);
  4352. spin_unlock(&priv->lock);
  4353. return IRQ_NONE;
  4354. }
  4355. /************************** EEPROM BANDS ****************************
  4356. *
  4357. * The iwl_eeprom_band definitions below provide the mapping from the
  4358. * EEPROM contents to the specific channel number supported for each
  4359. * band.
  4360. *
  4361. * For example, iwl_priv->eeprom.band_3_channels[4] from the band_3
  4362. * definition below maps to physical channel 42 in the 5.2GHz spectrum.
  4363. * The specific geography and calibration information for that channel
  4364. * is contained in the eeprom map itself.
  4365. *
  4366. * During init, we copy the eeprom information and channel map
  4367. * information into priv->channel_info_24/52 and priv->channel_map_24/52
  4368. *
  4369. * channel_map_24/52 provides the index in the channel_info array for a
  4370. * given channel. We have to have two separate maps as there is channel
  4371. * overlap with the 2.4GHz and 5.2GHz spectrum as seen in band_1 and
  4372. * band_2
  4373. *
  4374. * A value of 0xff stored in the channel_map indicates that the channel
  4375. * is not supported by the hardware at all.
  4376. *
  4377. * A value of 0xfe in the channel_map indicates that the channel is not
  4378. * valid for Tx with the current hardware. This means that
  4379. * while the system can tune and receive on a given channel, it may not
  4380. * be able to associate or transmit any frames on that
  4381. * channel. There is no corresponding channel information for that
  4382. * entry.
  4383. *
  4384. *********************************************************************/
  4385. /* 2.4 GHz */
  4386. static const u8 iwl_eeprom_band_1[14] = {
  4387. 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
  4388. };
  4389. /* 5.2 GHz bands */
  4390. static const u8 iwl_eeprom_band_2[] = {
  4391. 183, 184, 185, 187, 188, 189, 192, 196, 7, 8, 11, 12, 16
  4392. };
  4393. static const u8 iwl_eeprom_band_3[] = { /* 5205-5320MHz */
  4394. 34, 36, 38, 40, 42, 44, 46, 48, 52, 56, 60, 64
  4395. };
  4396. static const u8 iwl_eeprom_band_4[] = { /* 5500-5700MHz */
  4397. 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140
  4398. };
  4399. static const u8 iwl_eeprom_band_5[] = { /* 5725-5825MHz */
  4400. 145, 149, 153, 157, 161, 165
  4401. };
  4402. static u8 iwl_eeprom_band_6[] = { /* 2.4 FAT channel */
  4403. 1, 2, 3, 4, 5, 6, 7
  4404. };
  4405. static u8 iwl_eeprom_band_7[] = { /* 5.2 FAT channel */
  4406. 36, 44, 52, 60, 100, 108, 116, 124, 132, 149, 157
  4407. };
  4408. static void iwl_init_band_reference(const struct iwl_priv *priv, int band,
  4409. int *eeprom_ch_count,
  4410. const struct iwl_eeprom_channel
  4411. **eeprom_ch_info,
  4412. const u8 **eeprom_ch_index)
  4413. {
  4414. switch (band) {
  4415. case 1: /* 2.4GHz band */
  4416. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_1);
  4417. *eeprom_ch_info = priv->eeprom.band_1_channels;
  4418. *eeprom_ch_index = iwl_eeprom_band_1;
  4419. break;
  4420. case 2: /* 5.2GHz band */
  4421. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_2);
  4422. *eeprom_ch_info = priv->eeprom.band_2_channels;
  4423. *eeprom_ch_index = iwl_eeprom_band_2;
  4424. break;
  4425. case 3: /* 5.2GHz band */
  4426. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_3);
  4427. *eeprom_ch_info = priv->eeprom.band_3_channels;
  4428. *eeprom_ch_index = iwl_eeprom_band_3;
  4429. break;
  4430. case 4: /* 5.2GHz band */
  4431. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_4);
  4432. *eeprom_ch_info = priv->eeprom.band_4_channels;
  4433. *eeprom_ch_index = iwl_eeprom_band_4;
  4434. break;
  4435. case 5: /* 5.2GHz band */
  4436. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_5);
  4437. *eeprom_ch_info = priv->eeprom.band_5_channels;
  4438. *eeprom_ch_index = iwl_eeprom_band_5;
  4439. break;
  4440. case 6:
  4441. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_6);
  4442. *eeprom_ch_info = priv->eeprom.band_24_channels;
  4443. *eeprom_ch_index = iwl_eeprom_band_6;
  4444. break;
  4445. case 7:
  4446. *eeprom_ch_count = ARRAY_SIZE(iwl_eeprom_band_7);
  4447. *eeprom_ch_info = priv->eeprom.band_52_channels;
  4448. *eeprom_ch_index = iwl_eeprom_band_7;
  4449. break;
  4450. default:
  4451. BUG();
  4452. return;
  4453. }
  4454. }
  4455. const struct iwl_channel_info *iwl_get_channel_info(const struct iwl_priv *priv,
  4456. int phymode, u16 channel)
  4457. {
  4458. int i;
  4459. switch (phymode) {
  4460. case MODE_IEEE80211A:
  4461. for (i = 14; i < priv->channel_count; i++) {
  4462. if (priv->channel_info[i].channel == channel)
  4463. return &priv->channel_info[i];
  4464. }
  4465. break;
  4466. case MODE_IEEE80211B:
  4467. case MODE_IEEE80211G:
  4468. if (channel >= 1 && channel <= 14)
  4469. return &priv->channel_info[channel - 1];
  4470. break;
  4471. }
  4472. return NULL;
  4473. }
  4474. #define CHECK_AND_PRINT(x) ((eeprom_ch_info[ch].flags & EEPROM_CHANNEL_##x) \
  4475. ? # x " " : "")
  4476. static int iwl_init_channel_map(struct iwl_priv *priv)
  4477. {
  4478. int eeprom_ch_count = 0;
  4479. const u8 *eeprom_ch_index = NULL;
  4480. const struct iwl_eeprom_channel *eeprom_ch_info = NULL;
  4481. int band, ch;
  4482. struct iwl_channel_info *ch_info;
  4483. if (priv->channel_count) {
  4484. IWL_DEBUG_INFO("Channel map already initialized.\n");
  4485. return 0;
  4486. }
  4487. if (priv->eeprom.version < 0x2f) {
  4488. IWL_WARNING("Unsupported EEPROM version: 0x%04X\n",
  4489. priv->eeprom.version);
  4490. return -EINVAL;
  4491. }
  4492. IWL_DEBUG_INFO("Initializing regulatory info from EEPROM\n");
  4493. priv->channel_count =
  4494. ARRAY_SIZE(iwl_eeprom_band_1) +
  4495. ARRAY_SIZE(iwl_eeprom_band_2) +
  4496. ARRAY_SIZE(iwl_eeprom_band_3) +
  4497. ARRAY_SIZE(iwl_eeprom_band_4) +
  4498. ARRAY_SIZE(iwl_eeprom_band_5);
  4499. IWL_DEBUG_INFO("Parsing data for %d channels.\n", priv->channel_count);
  4500. priv->channel_info = kzalloc(sizeof(struct iwl_channel_info) *
  4501. priv->channel_count, GFP_KERNEL);
  4502. if (!priv->channel_info) {
  4503. IWL_ERROR("Could not allocate channel_info\n");
  4504. priv->channel_count = 0;
  4505. return -ENOMEM;
  4506. }
  4507. ch_info = priv->channel_info;
  4508. /* Loop through the 5 EEPROM bands adding them in order to the
  4509. * channel map we maintain (that contains additional information than
  4510. * what just in the EEPROM) */
  4511. for (band = 1; band <= 5; band++) {
  4512. iwl_init_band_reference(priv, band, &eeprom_ch_count,
  4513. &eeprom_ch_info, &eeprom_ch_index);
  4514. /* Loop through each band adding each of the channels */
  4515. for (ch = 0; ch < eeprom_ch_count; ch++) {
  4516. ch_info->channel = eeprom_ch_index[ch];
  4517. ch_info->phymode = (band == 1) ? MODE_IEEE80211B :
  4518. MODE_IEEE80211A;
  4519. /* permanently store EEPROM's channel regulatory flags
  4520. * and max power in channel info database. */
  4521. ch_info->eeprom = eeprom_ch_info[ch];
  4522. /* Copy the run-time flags so they are there even on
  4523. * invalid channels */
  4524. ch_info->flags = eeprom_ch_info[ch].flags;
  4525. if (!(is_channel_valid(ch_info))) {
  4526. IWL_DEBUG_INFO("Ch. %d Flags %x [%sGHz] - "
  4527. "No traffic\n",
  4528. ch_info->channel,
  4529. ch_info->flags,
  4530. is_channel_a_band(ch_info) ?
  4531. "5.2" : "2.4");
  4532. ch_info++;
  4533. continue;
  4534. }
  4535. /* Initialize regulatory-based run-time data */
  4536. ch_info->max_power_avg = ch_info->curr_txpow =
  4537. eeprom_ch_info[ch].max_power_avg;
  4538. ch_info->scan_power = eeprom_ch_info[ch].max_power_avg;
  4539. ch_info->min_power = 0;
  4540. IWL_DEBUG_INFO("Ch. %d [%sGHz] %s%s%s%s%s%s(0x%02x"
  4541. " %ddBm): Ad-Hoc %ssupported\n",
  4542. ch_info->channel,
  4543. is_channel_a_band(ch_info) ?
  4544. "5.2" : "2.4",
  4545. CHECK_AND_PRINT(IBSS),
  4546. CHECK_AND_PRINT(ACTIVE),
  4547. CHECK_AND_PRINT(RADAR),
  4548. CHECK_AND_PRINT(WIDE),
  4549. CHECK_AND_PRINT(NARROW),
  4550. CHECK_AND_PRINT(DFS),
  4551. eeprom_ch_info[ch].flags,
  4552. eeprom_ch_info[ch].max_power_avg,
  4553. ((eeprom_ch_info[ch].
  4554. flags & EEPROM_CHANNEL_IBSS)
  4555. && !(eeprom_ch_info[ch].
  4556. flags & EEPROM_CHANNEL_RADAR))
  4557. ? "" : "not ");
  4558. /* Set the user_txpower_limit to the highest power
  4559. * supported by any channel */
  4560. if (eeprom_ch_info[ch].max_power_avg >
  4561. priv->user_txpower_limit)
  4562. priv->user_txpower_limit =
  4563. eeprom_ch_info[ch].max_power_avg;
  4564. ch_info++;
  4565. }
  4566. }
  4567. for (band = 6; band <= 7; band++) {
  4568. int phymode;
  4569. u8 fat_extension_chan;
  4570. iwl_init_band_reference(priv, band, &eeprom_ch_count,
  4571. &eeprom_ch_info, &eeprom_ch_index);
  4572. phymode = (band == 6) ? MODE_IEEE80211B : MODE_IEEE80211A;
  4573. /* Loop through each band adding each of the channels */
  4574. for (ch = 0; ch < eeprom_ch_count; ch++) {
  4575. if ((band == 6) &&
  4576. ((eeprom_ch_index[ch] == 5) ||
  4577. (eeprom_ch_index[ch] == 6) ||
  4578. (eeprom_ch_index[ch] == 7)))
  4579. fat_extension_chan = HT_IE_EXT_CHANNEL_MAX;
  4580. else
  4581. fat_extension_chan = HT_IE_EXT_CHANNEL_ABOVE;
  4582. iwl4965_set_fat_chan_info(priv, phymode,
  4583. eeprom_ch_index[ch],
  4584. &(eeprom_ch_info[ch]),
  4585. fat_extension_chan);
  4586. iwl4965_set_fat_chan_info(priv, phymode,
  4587. (eeprom_ch_index[ch] + 4),
  4588. &(eeprom_ch_info[ch]),
  4589. HT_IE_EXT_CHANNEL_BELOW);
  4590. }
  4591. }
  4592. return 0;
  4593. }
  4594. /* For active scan, listen ACTIVE_DWELL_TIME (msec) on each channel after
  4595. * sending probe req. This should be set long enough to hear probe responses
  4596. * from more than one AP. */
  4597. #define IWL_ACTIVE_DWELL_TIME_24 (20) /* all times in msec */
  4598. #define IWL_ACTIVE_DWELL_TIME_52 (10)
  4599. /* For faster active scanning, scan will move to the next channel if fewer than
  4600. * PLCP_QUIET_THRESH packets are heard on this channel within
  4601. * ACTIVE_QUIET_TIME after sending probe request. This shortens the dwell
  4602. * time if it's a quiet channel (nothing responded to our probe, and there's
  4603. * no other traffic).
  4604. * Disable "quiet" feature by setting PLCP_QUIET_THRESH to 0. */
  4605. #define IWL_PLCP_QUIET_THRESH __constant_cpu_to_le16(1) /* packets */
  4606. #define IWL_ACTIVE_QUIET_TIME __constant_cpu_to_le16(5) /* msec */
  4607. /* For passive scan, listen PASSIVE_DWELL_TIME (msec) on each channel.
  4608. * Must be set longer than active dwell time.
  4609. * For the most reliable scan, set > AP beacon interval (typically 100msec). */
  4610. #define IWL_PASSIVE_DWELL_TIME_24 (20) /* all times in msec */
  4611. #define IWL_PASSIVE_DWELL_TIME_52 (10)
  4612. #define IWL_PASSIVE_DWELL_BASE (100)
  4613. #define IWL_CHANNEL_TUNE_TIME 5
  4614. static inline u16 iwl_get_active_dwell_time(struct iwl_priv *priv, int phymode)
  4615. {
  4616. if (phymode == MODE_IEEE80211A)
  4617. return IWL_ACTIVE_DWELL_TIME_52;
  4618. else
  4619. return IWL_ACTIVE_DWELL_TIME_24;
  4620. }
  4621. static u16 iwl_get_passive_dwell_time(struct iwl_priv *priv, int phymode)
  4622. {
  4623. u16 active = iwl_get_active_dwell_time(priv, phymode);
  4624. u16 passive = (phymode != MODE_IEEE80211A) ?
  4625. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_24 :
  4626. IWL_PASSIVE_DWELL_BASE + IWL_PASSIVE_DWELL_TIME_52;
  4627. if (iwl_is_associated(priv)) {
  4628. /* If we're associated, we clamp the maximum passive
  4629. * dwell time to be 98% of the beacon interval (minus
  4630. * 2 * channel tune time) */
  4631. passive = priv->beacon_int;
  4632. if ((passive > IWL_PASSIVE_DWELL_BASE) || !passive)
  4633. passive = IWL_PASSIVE_DWELL_BASE;
  4634. passive = (passive * 98) / 100 - IWL_CHANNEL_TUNE_TIME * 2;
  4635. }
  4636. if (passive <= active)
  4637. passive = active + 1;
  4638. return passive;
  4639. }
  4640. static int iwl_get_channels_for_scan(struct iwl_priv *priv, int phymode,
  4641. u8 is_active, u8 direct_mask,
  4642. struct iwl_scan_channel *scan_ch)
  4643. {
  4644. const struct ieee80211_channel *channels = NULL;
  4645. const struct ieee80211_hw_mode *hw_mode;
  4646. const struct iwl_channel_info *ch_info;
  4647. u16 passive_dwell = 0;
  4648. u16 active_dwell = 0;
  4649. int added, i;
  4650. hw_mode = iwl_get_hw_mode(priv, phymode);
  4651. if (!hw_mode)
  4652. return 0;
  4653. channels = hw_mode->channels;
  4654. active_dwell = iwl_get_active_dwell_time(priv, phymode);
  4655. passive_dwell = iwl_get_passive_dwell_time(priv, phymode);
  4656. for (i = 0, added = 0; i < hw_mode->num_channels; i++) {
  4657. if (channels[i].chan ==
  4658. le16_to_cpu(priv->active_rxon.channel)) {
  4659. if (iwl_is_associated(priv)) {
  4660. IWL_DEBUG_SCAN
  4661. ("Skipping current channel %d\n",
  4662. le16_to_cpu(priv->active_rxon.channel));
  4663. continue;
  4664. }
  4665. } else if (priv->only_active_channel)
  4666. continue;
  4667. scan_ch->channel = channels[i].chan;
  4668. ch_info = iwl_get_channel_info(priv, phymode, scan_ch->channel);
  4669. if (!is_channel_valid(ch_info)) {
  4670. IWL_DEBUG_SCAN("Channel %d is INVALID for this SKU.\n",
  4671. scan_ch->channel);
  4672. continue;
  4673. }
  4674. if (!is_active || is_channel_passive(ch_info) ||
  4675. !(channels[i].flag & IEEE80211_CHAN_W_ACTIVE_SCAN))
  4676. scan_ch->type = 0; /* passive */
  4677. else
  4678. scan_ch->type = 1; /* active */
  4679. if (scan_ch->type & 1)
  4680. scan_ch->type |= (direct_mask << 1);
  4681. if (is_channel_narrow(ch_info))
  4682. scan_ch->type |= (1 << 7);
  4683. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  4684. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  4685. /* Set power levels to defaults */
  4686. scan_ch->tpc.dsp_atten = 110;
  4687. /* scan_pwr_info->tpc.dsp_atten; */
  4688. /*scan_pwr_info->tpc.tx_gain; */
  4689. if (phymode == MODE_IEEE80211A)
  4690. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  4691. else {
  4692. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  4693. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  4694. * power level
  4695. scan_ch->tpc.tx_gain = ((1<<5) | (2 << 3)) | 3;
  4696. */
  4697. }
  4698. IWL_DEBUG_SCAN("Scanning %d [%s %d]\n",
  4699. scan_ch->channel,
  4700. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  4701. (scan_ch->type & 1) ?
  4702. active_dwell : passive_dwell);
  4703. scan_ch++;
  4704. added++;
  4705. }
  4706. IWL_DEBUG_SCAN("total channels to scan %d \n", added);
  4707. return added;
  4708. }
  4709. static void iwl_reset_channel_flag(struct iwl_priv *priv)
  4710. {
  4711. int i, j;
  4712. for (i = 0; i < 3; i++) {
  4713. struct ieee80211_hw_mode *hw_mode = (void *)&priv->modes[i];
  4714. for (j = 0; j < hw_mode->num_channels; j++)
  4715. hw_mode->channels[j].flag = hw_mode->channels[j].val;
  4716. }
  4717. }
  4718. static void iwl_init_hw_rates(struct iwl_priv *priv,
  4719. struct ieee80211_rate *rates)
  4720. {
  4721. int i;
  4722. for (i = 0; i < IWL_RATE_COUNT; i++) {
  4723. rates[i].rate = iwl_rates[i].ieee * 5;
  4724. rates[i].val = i; /* Rate scaling will work on indexes */
  4725. rates[i].val2 = i;
  4726. rates[i].flags = IEEE80211_RATE_SUPPORTED;
  4727. /* Only OFDM have the bits-per-symbol set */
  4728. if ((i <= IWL_LAST_OFDM_RATE) && (i >= IWL_FIRST_OFDM_RATE))
  4729. rates[i].flags |= IEEE80211_RATE_OFDM;
  4730. else {
  4731. /*
  4732. * If CCK 1M then set rate flag to CCK else CCK_2
  4733. * which is CCK | PREAMBLE2
  4734. */
  4735. rates[i].flags |= (iwl_rates[i].plcp == 10) ?
  4736. IEEE80211_RATE_CCK : IEEE80211_RATE_CCK_2;
  4737. }
  4738. /* Set up which ones are basic rates... */
  4739. if (IWL_BASIC_RATES_MASK & (1 << i))
  4740. rates[i].flags |= IEEE80211_RATE_BASIC;
  4741. }
  4742. iwl4965_init_hw_rates(priv, rates);
  4743. }
  4744. /**
  4745. * iwl_init_geos - Initialize mac80211's geo/channel info based from eeprom
  4746. */
  4747. static int iwl_init_geos(struct iwl_priv *priv)
  4748. {
  4749. struct iwl_channel_info *ch;
  4750. struct ieee80211_hw_mode *modes;
  4751. struct ieee80211_channel *channels;
  4752. struct ieee80211_channel *geo_ch;
  4753. struct ieee80211_rate *rates;
  4754. int i = 0;
  4755. enum {
  4756. A = 0,
  4757. B = 1,
  4758. G = 2,
  4759. A_11N = 3,
  4760. G_11N = 4,
  4761. };
  4762. int mode_count = 5;
  4763. if (priv->modes) {
  4764. IWL_DEBUG_INFO("Geography modes already initialized.\n");
  4765. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  4766. return 0;
  4767. }
  4768. modes = kzalloc(sizeof(struct ieee80211_hw_mode) * mode_count,
  4769. GFP_KERNEL);
  4770. if (!modes)
  4771. return -ENOMEM;
  4772. channels = kzalloc(sizeof(struct ieee80211_channel) *
  4773. priv->channel_count, GFP_KERNEL);
  4774. if (!channels) {
  4775. kfree(modes);
  4776. return -ENOMEM;
  4777. }
  4778. rates = kzalloc((sizeof(struct ieee80211_rate) * (IWL_MAX_RATES + 1)),
  4779. GFP_KERNEL);
  4780. if (!rates) {
  4781. kfree(modes);
  4782. kfree(channels);
  4783. return -ENOMEM;
  4784. }
  4785. /* 0 = 802.11a
  4786. * 1 = 802.11b
  4787. * 2 = 802.11g
  4788. */
  4789. /* 5.2GHz channels start after the 2.4GHz channels */
  4790. modes[A].mode = MODE_IEEE80211A;
  4791. modes[A].channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  4792. modes[A].rates = rates;
  4793. modes[A].num_rates = 8; /* just OFDM */
  4794. modes[A].rates = &rates[4];
  4795. modes[A].num_channels = 0;
  4796. modes[B].mode = MODE_IEEE80211B;
  4797. modes[B].channels = channels;
  4798. modes[B].rates = rates;
  4799. modes[B].num_rates = 4; /* just CCK */
  4800. modes[B].num_channels = 0;
  4801. modes[G].mode = MODE_IEEE80211G;
  4802. modes[G].channels = channels;
  4803. modes[G].rates = rates;
  4804. modes[G].num_rates = 12; /* OFDM & CCK */
  4805. modes[G].num_channels = 0;
  4806. modes[G_11N].mode = MODE_IEEE80211G;
  4807. modes[G_11N].channels = channels;
  4808. modes[G_11N].num_rates = 13; /* OFDM & CCK */
  4809. modes[G_11N].rates = rates;
  4810. modes[G_11N].num_channels = 0;
  4811. modes[A_11N].mode = MODE_IEEE80211A;
  4812. modes[A_11N].channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  4813. modes[A_11N].rates = &rates[4];
  4814. modes[A_11N].num_rates = 9; /* just OFDM */
  4815. modes[A_11N].num_channels = 0;
  4816. priv->ieee_channels = channels;
  4817. priv->ieee_rates = rates;
  4818. iwl_init_hw_rates(priv, rates);
  4819. for (i = 0, geo_ch = channels; i < priv->channel_count; i++) {
  4820. ch = &priv->channel_info[i];
  4821. if (!is_channel_valid(ch)) {
  4822. IWL_DEBUG_INFO("Channel %d [%sGHz] is restricted -- "
  4823. "skipping.\n",
  4824. ch->channel, is_channel_a_band(ch) ?
  4825. "5.2" : "2.4");
  4826. continue;
  4827. }
  4828. if (is_channel_a_band(ch)) {
  4829. geo_ch = &modes[A].channels[modes[A].num_channels++];
  4830. modes[A_11N].num_channels++;
  4831. } else {
  4832. geo_ch = &modes[B].channels[modes[B].num_channels++];
  4833. modes[G].num_channels++;
  4834. modes[G_11N].num_channels++;
  4835. }
  4836. geo_ch->freq = ieee80211chan2mhz(ch->channel);
  4837. geo_ch->chan = ch->channel;
  4838. geo_ch->power_level = ch->max_power_avg;
  4839. geo_ch->antenna_max = 0xff;
  4840. if (is_channel_valid(ch)) {
  4841. geo_ch->flag = IEEE80211_CHAN_W_SCAN;
  4842. if (ch->flags & EEPROM_CHANNEL_IBSS)
  4843. geo_ch->flag |= IEEE80211_CHAN_W_IBSS;
  4844. if (ch->flags & EEPROM_CHANNEL_ACTIVE)
  4845. geo_ch->flag |= IEEE80211_CHAN_W_ACTIVE_SCAN;
  4846. if (ch->flags & EEPROM_CHANNEL_RADAR)
  4847. geo_ch->flag |= IEEE80211_CHAN_W_RADAR_DETECT;
  4848. if (ch->max_power_avg > priv->max_channel_txpower_limit)
  4849. priv->max_channel_txpower_limit =
  4850. ch->max_power_avg;
  4851. }
  4852. geo_ch->val = geo_ch->flag;
  4853. }
  4854. if ((modes[A].num_channels == 0) && priv->is_abg) {
  4855. printk(KERN_INFO DRV_NAME
  4856. ": Incorrectly detected BG card as ABG. Please send "
  4857. "your PCI ID 0x%04X:0x%04X to maintainer.\n",
  4858. priv->pci_dev->device, priv->pci_dev->subsystem_device);
  4859. priv->is_abg = 0;
  4860. }
  4861. printk(KERN_INFO DRV_NAME
  4862. ": Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  4863. modes[G].num_channels, modes[A].num_channels);
  4864. /*
  4865. * NOTE: We register these in preference of order -- the
  4866. * stack doesn't currently (as of 7.0.6 / Apr 24 '07) pick
  4867. * a phymode based on rates or AP capabilities but seems to
  4868. * configure it purely on if the channel being configured
  4869. * is supported by a mode -- and the first match is taken
  4870. */
  4871. if (modes[G].num_channels)
  4872. ieee80211_register_hwmode(priv->hw, &modes[G]);
  4873. if (modes[B].num_channels)
  4874. ieee80211_register_hwmode(priv->hw, &modes[B]);
  4875. if (modes[A].num_channels)
  4876. ieee80211_register_hwmode(priv->hw, &modes[A]);
  4877. priv->modes = modes;
  4878. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  4879. return 0;
  4880. }
  4881. /******************************************************************************
  4882. *
  4883. * uCode download functions
  4884. *
  4885. ******************************************************************************/
  4886. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  4887. {
  4888. if (priv->ucode_code.v_addr != NULL) {
  4889. pci_free_consistent(priv->pci_dev,
  4890. priv->ucode_code.len,
  4891. priv->ucode_code.v_addr,
  4892. priv->ucode_code.p_addr);
  4893. priv->ucode_code.v_addr = NULL;
  4894. }
  4895. if (priv->ucode_data.v_addr != NULL) {
  4896. pci_free_consistent(priv->pci_dev,
  4897. priv->ucode_data.len,
  4898. priv->ucode_data.v_addr,
  4899. priv->ucode_data.p_addr);
  4900. priv->ucode_data.v_addr = NULL;
  4901. }
  4902. if (priv->ucode_data_backup.v_addr != NULL) {
  4903. pci_free_consistent(priv->pci_dev,
  4904. priv->ucode_data_backup.len,
  4905. priv->ucode_data_backup.v_addr,
  4906. priv->ucode_data_backup.p_addr);
  4907. priv->ucode_data_backup.v_addr = NULL;
  4908. }
  4909. if (priv->ucode_init.v_addr != NULL) {
  4910. pci_free_consistent(priv->pci_dev,
  4911. priv->ucode_init.len,
  4912. priv->ucode_init.v_addr,
  4913. priv->ucode_init.p_addr);
  4914. priv->ucode_init.v_addr = NULL;
  4915. }
  4916. if (priv->ucode_init_data.v_addr != NULL) {
  4917. pci_free_consistent(priv->pci_dev,
  4918. priv->ucode_init_data.len,
  4919. priv->ucode_init_data.v_addr,
  4920. priv->ucode_init_data.p_addr);
  4921. priv->ucode_init_data.v_addr = NULL;
  4922. }
  4923. if (priv->ucode_boot.v_addr != NULL) {
  4924. pci_free_consistent(priv->pci_dev,
  4925. priv->ucode_boot.len,
  4926. priv->ucode_boot.v_addr,
  4927. priv->ucode_boot.p_addr);
  4928. priv->ucode_boot.v_addr = NULL;
  4929. }
  4930. }
  4931. /**
  4932. * iwl_verify_inst_full - verify runtime uCode image in card vs. host,
  4933. * looking at all data.
  4934. */
  4935. static int iwl_verify_inst_full(struct iwl_priv *priv, __le32 * image, u32 len)
  4936. {
  4937. u32 val;
  4938. u32 save_len = len;
  4939. int rc = 0;
  4940. u32 errcnt;
  4941. IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
  4942. rc = iwl_grab_restricted_access(priv);
  4943. if (rc)
  4944. return rc;
  4945. iwl_write_restricted(priv, HBUS_TARG_MEM_RADDR, RTC_INST_LOWER_BOUND);
  4946. errcnt = 0;
  4947. for (; len > 0; len -= sizeof(u32), image++) {
  4948. /* read data comes through single port, auto-incr addr */
  4949. /* NOTE: Use the debugless read so we don't flood kernel log
  4950. * if IWL_DL_IO is set */
  4951. val = _iwl_read_restricted(priv, HBUS_TARG_MEM_RDAT);
  4952. if (val != le32_to_cpu(*image)) {
  4953. IWL_ERROR("uCode INST section is invalid at "
  4954. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  4955. save_len - len, val, le32_to_cpu(*image));
  4956. rc = -EIO;
  4957. errcnt++;
  4958. if (errcnt >= 20)
  4959. break;
  4960. }
  4961. }
  4962. iwl_release_restricted_access(priv);
  4963. if (!errcnt)
  4964. IWL_DEBUG_INFO
  4965. ("ucode image in INSTRUCTION memory is good\n");
  4966. return rc;
  4967. }
  4968. /**
  4969. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  4970. * using sample data 100 bytes apart. If these sample points are good,
  4971. * it's a pretty good bet that everything between them is good, too.
  4972. */
  4973. static int iwl_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  4974. {
  4975. u32 val;
  4976. int rc = 0;
  4977. u32 errcnt = 0;
  4978. u32 i;
  4979. IWL_DEBUG_INFO("ucode inst image size is %u\n", len);
  4980. rc = iwl_grab_restricted_access(priv);
  4981. if (rc)
  4982. return rc;
  4983. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  4984. /* read data comes through single port, auto-incr addr */
  4985. /* NOTE: Use the debugless read so we don't flood kernel log
  4986. * if IWL_DL_IO is set */
  4987. iwl_write_restricted(priv, HBUS_TARG_MEM_RADDR,
  4988. i + RTC_INST_LOWER_BOUND);
  4989. val = _iwl_read_restricted(priv, HBUS_TARG_MEM_RDAT);
  4990. if (val != le32_to_cpu(*image)) {
  4991. #if 0 /* Enable this if you want to see details */
  4992. IWL_ERROR("uCode INST section is invalid at "
  4993. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  4994. i, val, *image);
  4995. #endif
  4996. rc = -EIO;
  4997. errcnt++;
  4998. if (errcnt >= 3)
  4999. break;
  5000. }
  5001. }
  5002. iwl_release_restricted_access(priv);
  5003. return rc;
  5004. }
  5005. /**
  5006. * iwl_verify_ucode - determine which instruction image is in SRAM,
  5007. * and verify its contents
  5008. */
  5009. static int iwl_verify_ucode(struct iwl_priv *priv)
  5010. {
  5011. __le32 *image;
  5012. u32 len;
  5013. int rc = 0;
  5014. /* Try bootstrap */
  5015. image = (__le32 *)priv->ucode_boot.v_addr;
  5016. len = priv->ucode_boot.len;
  5017. rc = iwl_verify_inst_sparse(priv, image, len);
  5018. if (rc == 0) {
  5019. IWL_DEBUG_INFO("Bootstrap uCode is good in inst SRAM\n");
  5020. return 0;
  5021. }
  5022. /* Try initialize */
  5023. image = (__le32 *)priv->ucode_init.v_addr;
  5024. len = priv->ucode_init.len;
  5025. rc = iwl_verify_inst_sparse(priv, image, len);
  5026. if (rc == 0) {
  5027. IWL_DEBUG_INFO("Initialize uCode is good in inst SRAM\n");
  5028. return 0;
  5029. }
  5030. /* Try runtime/protocol */
  5031. image = (__le32 *)priv->ucode_code.v_addr;
  5032. len = priv->ucode_code.len;
  5033. rc = iwl_verify_inst_sparse(priv, image, len);
  5034. if (rc == 0) {
  5035. IWL_DEBUG_INFO("Runtime uCode is good in inst SRAM\n");
  5036. return 0;
  5037. }
  5038. IWL_ERROR("NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  5039. /* Show first several data entries in instruction SRAM.
  5040. * Selection of bootstrap image is arbitrary. */
  5041. image = (__le32 *)priv->ucode_boot.v_addr;
  5042. len = priv->ucode_boot.len;
  5043. rc = iwl_verify_inst_full(priv, image, len);
  5044. return rc;
  5045. }
  5046. /* check contents of special bootstrap uCode SRAM */
  5047. static int iwl_verify_bsm(struct iwl_priv *priv)
  5048. {
  5049. __le32 *image = priv->ucode_boot.v_addr;
  5050. u32 len = priv->ucode_boot.len;
  5051. u32 reg;
  5052. u32 val;
  5053. IWL_DEBUG_INFO("Begin verify bsm\n");
  5054. /* verify BSM SRAM contents */
  5055. val = iwl_read_restricted_reg(priv, BSM_WR_DWCOUNT_REG);
  5056. for (reg = BSM_SRAM_LOWER_BOUND;
  5057. reg < BSM_SRAM_LOWER_BOUND + len;
  5058. reg += sizeof(u32), image ++) {
  5059. val = iwl_read_restricted_reg(priv, reg);
  5060. if (val != le32_to_cpu(*image)) {
  5061. IWL_ERROR("BSM uCode verification failed at "
  5062. "addr 0x%08X+%u (of %u), is 0x%x, s/b 0x%x\n",
  5063. BSM_SRAM_LOWER_BOUND,
  5064. reg - BSM_SRAM_LOWER_BOUND, len,
  5065. val, le32_to_cpu(*image));
  5066. return -EIO;
  5067. }
  5068. }
  5069. IWL_DEBUG_INFO("BSM bootstrap uCode image OK\n");
  5070. return 0;
  5071. }
  5072. /**
  5073. * iwl_load_bsm - Load bootstrap instructions
  5074. *
  5075. * BSM operation:
  5076. *
  5077. * The Bootstrap State Machine (BSM) stores a short bootstrap uCode program
  5078. * in special SRAM that does not power down during RFKILL. When powering back
  5079. * up after power-saving sleeps (or during initial uCode load), the BSM loads
  5080. * the bootstrap program into the on-board processor, and starts it.
  5081. *
  5082. * The bootstrap program loads (via DMA) instructions and data for a new
  5083. * program from host DRAM locations indicated by the host driver in the
  5084. * BSM_DRAM_* registers. Once the new program is loaded, it starts
  5085. * automatically.
  5086. *
  5087. * When initializing the NIC, the host driver points the BSM to the
  5088. * "initialize" uCode image. This uCode sets up some internal data, then
  5089. * notifies host via "initialize alive" that it is complete.
  5090. *
  5091. * The host then replaces the BSM_DRAM_* pointer values to point to the
  5092. * normal runtime uCode instructions and a backup uCode data cache buffer
  5093. * (filled initially with starting data values for the on-board processor),
  5094. * then triggers the "initialize" uCode to load and launch the runtime uCode,
  5095. * which begins normal operation.
  5096. *
  5097. * When doing a power-save shutdown, runtime uCode saves data SRAM into
  5098. * the backup data cache in DRAM before SRAM is powered down.
  5099. *
  5100. * When powering back up, the BSM loads the bootstrap program. This reloads
  5101. * the runtime uCode instructions and the backup data cache into SRAM,
  5102. * and re-launches the runtime uCode from where it left off.
  5103. */
  5104. static int iwl_load_bsm(struct iwl_priv *priv)
  5105. {
  5106. __le32 *image = priv->ucode_boot.v_addr;
  5107. u32 len = priv->ucode_boot.len;
  5108. dma_addr_t pinst;
  5109. dma_addr_t pdata;
  5110. u32 inst_len;
  5111. u32 data_len;
  5112. int rc;
  5113. int i;
  5114. u32 done;
  5115. u32 reg_offset;
  5116. IWL_DEBUG_INFO("Begin load bsm\n");
  5117. /* make sure bootstrap program is no larger than BSM's SRAM size */
  5118. if (len > IWL_MAX_BSM_SIZE)
  5119. return -EINVAL;
  5120. /* Tell bootstrap uCode where to find the "Initialize" uCode
  5121. * in host DRAM ... bits 31:0 for 3945, bits 35:4 for 4965.
  5122. * NOTE: iwl_initialize_alive_start() will replace these values,
  5123. * after the "initialize" uCode has run, to point to
  5124. * runtime/protocol instructions and backup data cache. */
  5125. pinst = priv->ucode_init.p_addr >> 4;
  5126. pdata = priv->ucode_init_data.p_addr >> 4;
  5127. inst_len = priv->ucode_init.len;
  5128. data_len = priv->ucode_init_data.len;
  5129. rc = iwl_grab_restricted_access(priv);
  5130. if (rc)
  5131. return rc;
  5132. iwl_write_restricted_reg(priv, BSM_DRAM_INST_PTR_REG, pinst);
  5133. iwl_write_restricted_reg(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  5134. iwl_write_restricted_reg(priv, BSM_DRAM_INST_BYTECOUNT_REG, inst_len);
  5135. iwl_write_restricted_reg(priv, BSM_DRAM_DATA_BYTECOUNT_REG, data_len);
  5136. /* Fill BSM memory with bootstrap instructions */
  5137. for (reg_offset = BSM_SRAM_LOWER_BOUND;
  5138. reg_offset < BSM_SRAM_LOWER_BOUND + len;
  5139. reg_offset += sizeof(u32), image++)
  5140. _iwl_write_restricted_reg(priv, reg_offset,
  5141. le32_to_cpu(*image));
  5142. rc = iwl_verify_bsm(priv);
  5143. if (rc) {
  5144. iwl_release_restricted_access(priv);
  5145. return rc;
  5146. }
  5147. /* Tell BSM to copy from BSM SRAM into instruction SRAM, when asked */
  5148. iwl_write_restricted_reg(priv, BSM_WR_MEM_SRC_REG, 0x0);
  5149. iwl_write_restricted_reg(priv, BSM_WR_MEM_DST_REG,
  5150. RTC_INST_LOWER_BOUND);
  5151. iwl_write_restricted_reg(priv, BSM_WR_DWCOUNT_REG, len / sizeof(u32));
  5152. /* Load bootstrap code into instruction SRAM now,
  5153. * to prepare to load "initialize" uCode */
  5154. iwl_write_restricted_reg(priv, BSM_WR_CTRL_REG,
  5155. BSM_WR_CTRL_REG_BIT_START);
  5156. /* Wait for load of bootstrap uCode to finish */
  5157. for (i = 0; i < 100; i++) {
  5158. done = iwl_read_restricted_reg(priv, BSM_WR_CTRL_REG);
  5159. if (!(done & BSM_WR_CTRL_REG_BIT_START))
  5160. break;
  5161. udelay(10);
  5162. }
  5163. if (i < 100)
  5164. IWL_DEBUG_INFO("BSM write complete, poll %d iterations\n", i);
  5165. else {
  5166. IWL_ERROR("BSM write did not complete!\n");
  5167. return -EIO;
  5168. }
  5169. /* Enable future boot loads whenever power management unit triggers it
  5170. * (e.g. when powering back up after power-save shutdown) */
  5171. iwl_write_restricted_reg(priv, BSM_WR_CTRL_REG,
  5172. BSM_WR_CTRL_REG_BIT_START_EN);
  5173. iwl_release_restricted_access(priv);
  5174. return 0;
  5175. }
  5176. static void iwl_nic_start(struct iwl_priv *priv)
  5177. {
  5178. /* Remove all resets to allow NIC to operate */
  5179. iwl_write32(priv, CSR_RESET, 0);
  5180. }
  5181. /**
  5182. * iwl_read_ucode - Read uCode images from disk file.
  5183. *
  5184. * Copy into buffers for card to fetch via bus-mastering
  5185. */
  5186. static int iwl_read_ucode(struct iwl_priv *priv)
  5187. {
  5188. struct iwl_ucode *ucode;
  5189. int rc = 0;
  5190. const struct firmware *ucode_raw;
  5191. const char *name = "iwlwifi-4965" IWL4965_UCODE_API ".ucode";
  5192. u8 *src;
  5193. size_t len;
  5194. u32 ver, inst_size, data_size, init_size, init_data_size, boot_size;
  5195. /* Ask kernel firmware_class module to get the boot firmware off disk.
  5196. * request_firmware() is synchronous, file is in memory on return. */
  5197. rc = request_firmware(&ucode_raw, name, &priv->pci_dev->dev);
  5198. if (rc < 0) {
  5199. IWL_ERROR("%s firmware file req failed: Reason %d\n", name, rc);
  5200. goto error;
  5201. }
  5202. IWL_DEBUG_INFO("Got firmware '%s' file (%zd bytes) from disk\n",
  5203. name, ucode_raw->size);
  5204. /* Make sure that we got at least our header! */
  5205. if (ucode_raw->size < sizeof(*ucode)) {
  5206. IWL_ERROR("File size way too small!\n");
  5207. rc = -EINVAL;
  5208. goto err_release;
  5209. }
  5210. /* Data from ucode file: header followed by uCode images */
  5211. ucode = (void *)ucode_raw->data;
  5212. ver = le32_to_cpu(ucode->ver);
  5213. inst_size = le32_to_cpu(ucode->inst_size);
  5214. data_size = le32_to_cpu(ucode->data_size);
  5215. init_size = le32_to_cpu(ucode->init_size);
  5216. init_data_size = le32_to_cpu(ucode->init_data_size);
  5217. boot_size = le32_to_cpu(ucode->boot_size);
  5218. IWL_DEBUG_INFO("f/w package hdr ucode version = 0x%x\n", ver);
  5219. IWL_DEBUG_INFO("f/w package hdr runtime inst size = %u\n",
  5220. inst_size);
  5221. IWL_DEBUG_INFO("f/w package hdr runtime data size = %u\n",
  5222. data_size);
  5223. IWL_DEBUG_INFO("f/w package hdr init inst size = %u\n",
  5224. init_size);
  5225. IWL_DEBUG_INFO("f/w package hdr init data size = %u\n",
  5226. init_data_size);
  5227. IWL_DEBUG_INFO("f/w package hdr boot inst size = %u\n",
  5228. boot_size);
  5229. /* Verify size of file vs. image size info in file's header */
  5230. if (ucode_raw->size < sizeof(*ucode) +
  5231. inst_size + data_size + init_size +
  5232. init_data_size + boot_size) {
  5233. IWL_DEBUG_INFO("uCode file size %d too small\n",
  5234. (int)ucode_raw->size);
  5235. rc = -EINVAL;
  5236. goto err_release;
  5237. }
  5238. /* Verify that uCode images will fit in card's SRAM */
  5239. if (inst_size > IWL_MAX_INST_SIZE) {
  5240. IWL_DEBUG_INFO("uCode instr len %d too large to fit in card\n",
  5241. (int)inst_size);
  5242. rc = -EINVAL;
  5243. goto err_release;
  5244. }
  5245. if (data_size > IWL_MAX_DATA_SIZE) {
  5246. IWL_DEBUG_INFO("uCode data len %d too large to fit in card\n",
  5247. (int)data_size);
  5248. rc = -EINVAL;
  5249. goto err_release;
  5250. }
  5251. if (init_size > IWL_MAX_INST_SIZE) {
  5252. IWL_DEBUG_INFO
  5253. ("uCode init instr len %d too large to fit in card\n",
  5254. (int)init_size);
  5255. rc = -EINVAL;
  5256. goto err_release;
  5257. }
  5258. if (init_data_size > IWL_MAX_DATA_SIZE) {
  5259. IWL_DEBUG_INFO
  5260. ("uCode init data len %d too large to fit in card\n",
  5261. (int)init_data_size);
  5262. rc = -EINVAL;
  5263. goto err_release;
  5264. }
  5265. if (boot_size > IWL_MAX_BSM_SIZE) {
  5266. IWL_DEBUG_INFO
  5267. ("uCode boot instr len %d too large to fit in bsm\n",
  5268. (int)boot_size);
  5269. rc = -EINVAL;
  5270. goto err_release;
  5271. }
  5272. /* Allocate ucode buffers for card's bus-master loading ... */
  5273. /* Runtime instructions and 2 copies of data:
  5274. * 1) unmodified from disk
  5275. * 2) backup cache for save/restore during power-downs */
  5276. priv->ucode_code.len = inst_size;
  5277. priv->ucode_code.v_addr =
  5278. pci_alloc_consistent(priv->pci_dev,
  5279. priv->ucode_code.len,
  5280. &(priv->ucode_code.p_addr));
  5281. priv->ucode_data.len = data_size;
  5282. priv->ucode_data.v_addr =
  5283. pci_alloc_consistent(priv->pci_dev,
  5284. priv->ucode_data.len,
  5285. &(priv->ucode_data.p_addr));
  5286. priv->ucode_data_backup.len = data_size;
  5287. priv->ucode_data_backup.v_addr =
  5288. pci_alloc_consistent(priv->pci_dev,
  5289. priv->ucode_data_backup.len,
  5290. &(priv->ucode_data_backup.p_addr));
  5291. /* Initialization instructions and data */
  5292. priv->ucode_init.len = init_size;
  5293. priv->ucode_init.v_addr =
  5294. pci_alloc_consistent(priv->pci_dev,
  5295. priv->ucode_init.len,
  5296. &(priv->ucode_init.p_addr));
  5297. priv->ucode_init_data.len = init_data_size;
  5298. priv->ucode_init_data.v_addr =
  5299. pci_alloc_consistent(priv->pci_dev,
  5300. priv->ucode_init_data.len,
  5301. &(priv->ucode_init_data.p_addr));
  5302. /* Bootstrap (instructions only, no data) */
  5303. priv->ucode_boot.len = boot_size;
  5304. priv->ucode_boot.v_addr =
  5305. pci_alloc_consistent(priv->pci_dev,
  5306. priv->ucode_boot.len,
  5307. &(priv->ucode_boot.p_addr));
  5308. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  5309. !priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr ||
  5310. !priv->ucode_boot.v_addr || !priv->ucode_data_backup.v_addr)
  5311. goto err_pci_alloc;
  5312. /* Copy images into buffers for card's bus-master reads ... */
  5313. /* Runtime instructions (first block of data in file) */
  5314. src = &ucode->data[0];
  5315. len = priv->ucode_code.len;
  5316. IWL_DEBUG_INFO("Copying (but not loading) uCode instr len %d\n",
  5317. (int)len);
  5318. memcpy(priv->ucode_code.v_addr, src, len);
  5319. IWL_DEBUG_INFO("uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  5320. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  5321. /* Runtime data (2nd block)
  5322. * NOTE: Copy into backup buffer will be done in iwl_up() */
  5323. src = &ucode->data[inst_size];
  5324. len = priv->ucode_data.len;
  5325. IWL_DEBUG_INFO("Copying (but not loading) uCode data len %d\n",
  5326. (int)len);
  5327. memcpy(priv->ucode_data.v_addr, src, len);
  5328. memcpy(priv->ucode_data_backup.v_addr, src, len);
  5329. /* Initialization instructions (3rd block) */
  5330. if (init_size) {
  5331. src = &ucode->data[inst_size + data_size];
  5332. len = priv->ucode_init.len;
  5333. IWL_DEBUG_INFO("Copying (but not loading) init instr len %d\n",
  5334. (int)len);
  5335. memcpy(priv->ucode_init.v_addr, src, len);
  5336. }
  5337. /* Initialization data (4th block) */
  5338. if (init_data_size) {
  5339. src = &ucode->data[inst_size + data_size + init_size];
  5340. len = priv->ucode_init_data.len;
  5341. IWL_DEBUG_INFO("Copying (but not loading) init data len %d\n",
  5342. (int)len);
  5343. memcpy(priv->ucode_init_data.v_addr, src, len);
  5344. }
  5345. /* Bootstrap instructions (5th block) */
  5346. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  5347. len = priv->ucode_boot.len;
  5348. IWL_DEBUG_INFO("Copying (but not loading) boot instr len %d\n",
  5349. (int)len);
  5350. memcpy(priv->ucode_boot.v_addr, src, len);
  5351. /* We have our copies now, allow OS release its copies */
  5352. release_firmware(ucode_raw);
  5353. return 0;
  5354. err_pci_alloc:
  5355. IWL_ERROR("failed to allocate pci memory\n");
  5356. rc = -ENOMEM;
  5357. iwl_dealloc_ucode_pci(priv);
  5358. err_release:
  5359. release_firmware(ucode_raw);
  5360. error:
  5361. return rc;
  5362. }
  5363. /**
  5364. * iwl_set_ucode_ptrs - Set uCode address location
  5365. *
  5366. * Tell initialization uCode where to find runtime uCode.
  5367. *
  5368. * BSM registers initially contain pointers to initialization uCode.
  5369. * We need to replace them to load runtime uCode inst and data,
  5370. * and to save runtime data when powering down.
  5371. */
  5372. static int iwl_set_ucode_ptrs(struct iwl_priv *priv)
  5373. {
  5374. dma_addr_t pinst;
  5375. dma_addr_t pdata;
  5376. int rc = 0;
  5377. unsigned long flags;
  5378. /* bits 35:4 for 4965 */
  5379. pinst = priv->ucode_code.p_addr >> 4;
  5380. pdata = priv->ucode_data_backup.p_addr >> 4;
  5381. spin_lock_irqsave(&priv->lock, flags);
  5382. rc = iwl_grab_restricted_access(priv);
  5383. if (rc) {
  5384. spin_unlock_irqrestore(&priv->lock, flags);
  5385. return rc;
  5386. }
  5387. /* Tell bootstrap uCode where to find image to load */
  5388. iwl_write_restricted_reg(priv, BSM_DRAM_INST_PTR_REG, pinst);
  5389. iwl_write_restricted_reg(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  5390. iwl_write_restricted_reg(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  5391. priv->ucode_data.len);
  5392. /* Inst bytecount must be last to set up, bit 31 signals uCode
  5393. * that all new ptr/size info is in place */
  5394. iwl_write_restricted_reg(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  5395. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  5396. iwl_release_restricted_access(priv);
  5397. spin_unlock_irqrestore(&priv->lock, flags);
  5398. IWL_DEBUG_INFO("Runtime uCode pointers are set.\n");
  5399. return rc;
  5400. }
  5401. /**
  5402. * iwl_init_alive_start - Called after REPLY_ALIVE notification receieved
  5403. *
  5404. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  5405. *
  5406. * The 4965 "initialize" ALIVE reply contains calibration data for:
  5407. * Voltage, temperature, and MIMO tx gain correction, now stored in priv
  5408. * (3945 does not contain this data).
  5409. *
  5410. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  5411. */
  5412. static void iwl_init_alive_start(struct iwl_priv *priv)
  5413. {
  5414. /* Check alive response for "valid" sign from uCode */
  5415. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  5416. /* We had an error bringing up the hardware, so take it
  5417. * all the way back down so we can try again */
  5418. IWL_DEBUG_INFO("Initialize Alive failed.\n");
  5419. goto restart;
  5420. }
  5421. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  5422. * This is a paranoid check, because we would not have gotten the
  5423. * "initialize" alive if code weren't properly loaded. */
  5424. if (iwl_verify_ucode(priv)) {
  5425. /* Runtime instruction load was bad;
  5426. * take it all the way back down so we can try again */
  5427. IWL_DEBUG_INFO("Bad \"initialize\" uCode load.\n");
  5428. goto restart;
  5429. }
  5430. /* Calculate temperature */
  5431. priv->temperature = iwl4965_get_temperature(priv);
  5432. /* Send pointers to protocol/runtime uCode image ... init code will
  5433. * load and launch runtime uCode, which will send us another "Alive"
  5434. * notification. */
  5435. IWL_DEBUG_INFO("Initialization Alive received.\n");
  5436. if (iwl_set_ucode_ptrs(priv)) {
  5437. /* Runtime instruction load won't happen;
  5438. * take it all the way back down so we can try again */
  5439. IWL_DEBUG_INFO("Couldn't set up uCode pointers.\n");
  5440. goto restart;
  5441. }
  5442. return;
  5443. restart:
  5444. queue_work(priv->workqueue, &priv->restart);
  5445. }
  5446. /**
  5447. * iwl_alive_start - called after REPLY_ALIVE notification received
  5448. * from protocol/runtime uCode (initialization uCode's
  5449. * Alive gets handled by iwl_init_alive_start()).
  5450. */
  5451. static void iwl_alive_start(struct iwl_priv *priv)
  5452. {
  5453. int rc = 0;
  5454. IWL_DEBUG_INFO("Runtime Alive received.\n");
  5455. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  5456. /* We had an error bringing up the hardware, so take it
  5457. * all the way back down so we can try again */
  5458. IWL_DEBUG_INFO("Alive failed.\n");
  5459. goto restart;
  5460. }
  5461. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  5462. * This is a paranoid check, because we would not have gotten the
  5463. * "runtime" alive if code weren't properly loaded. */
  5464. if (iwl_verify_ucode(priv)) {
  5465. /* Runtime instruction load was bad;
  5466. * take it all the way back down so we can try again */
  5467. IWL_DEBUG_INFO("Bad runtime uCode load.\n");
  5468. goto restart;
  5469. }
  5470. iwl_clear_stations_table(priv);
  5471. rc = iwl4965_alive_notify(priv);
  5472. if (rc) {
  5473. IWL_WARNING("Could not complete ALIVE transition [ntf]: %d\n",
  5474. rc);
  5475. goto restart;
  5476. }
  5477. /* After the ALIVE response, we can process host commands */
  5478. set_bit(STATUS_ALIVE, &priv->status);
  5479. /* Clear out the uCode error bit if it is set */
  5480. clear_bit(STATUS_FW_ERROR, &priv->status);
  5481. rc = iwl_init_channel_map(priv);
  5482. if (rc) {
  5483. IWL_ERROR("initializing regulatory failed: %d\n", rc);
  5484. return;
  5485. }
  5486. iwl_init_geos(priv);
  5487. if (iwl_is_rfkill(priv))
  5488. return;
  5489. if (!priv->mac80211_registered) {
  5490. /* Unlock so any user space entry points can call back into
  5491. * the driver without a deadlock... */
  5492. mutex_unlock(&priv->mutex);
  5493. iwl_rate_control_register(priv->hw);
  5494. rc = ieee80211_register_hw(priv->hw);
  5495. priv->hw->conf.beacon_int = 100;
  5496. mutex_lock(&priv->mutex);
  5497. if (rc) {
  5498. IWL_ERROR("Failed to register network "
  5499. "device (error %d)\n", rc);
  5500. return;
  5501. }
  5502. priv->mac80211_registered = 1;
  5503. iwl_reset_channel_flag(priv);
  5504. } else
  5505. ieee80211_start_queues(priv->hw);
  5506. priv->active_rate = priv->rates_mask;
  5507. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  5508. iwl_send_power_mode(priv, IWL_POWER_LEVEL(priv->power_mode));
  5509. if (iwl_is_associated(priv)) {
  5510. struct iwl_rxon_cmd *active_rxon =
  5511. (struct iwl_rxon_cmd *)(&priv->active_rxon);
  5512. memcpy(&priv->staging_rxon, &priv->active_rxon,
  5513. sizeof(priv->staging_rxon));
  5514. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5515. } else {
  5516. /* Initialize our rx_config data */
  5517. iwl_connection_init_rx_config(priv);
  5518. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  5519. }
  5520. /* Configure BT coexistence */
  5521. iwl_send_bt_config(priv);
  5522. /* Configure the adapter for unassociated operation */
  5523. iwl_commit_rxon(priv);
  5524. /* At this point, the NIC is initialized and operational */
  5525. priv->notif_missed_beacons = 0;
  5526. set_bit(STATUS_READY, &priv->status);
  5527. iwl4965_rf_kill_ct_config(priv);
  5528. IWL_DEBUG_INFO("ALIVE processing complete.\n");
  5529. if (priv->error_recovering)
  5530. iwl_error_recovery(priv);
  5531. return;
  5532. restart:
  5533. queue_work(priv->workqueue, &priv->restart);
  5534. }
  5535. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  5536. static void __iwl_down(struct iwl_priv *priv)
  5537. {
  5538. unsigned long flags;
  5539. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  5540. struct ieee80211_conf *conf = NULL;
  5541. IWL_DEBUG_INFO(DRV_NAME " is going down\n");
  5542. conf = ieee80211_get_hw_conf(priv->hw);
  5543. if (!exit_pending)
  5544. set_bit(STATUS_EXIT_PENDING, &priv->status);
  5545. iwl_clear_stations_table(priv);
  5546. /* Unblock any waiting calls */
  5547. wake_up_interruptible_all(&priv->wait_command_queue);
  5548. iwl_cancel_deferred_work(priv);
  5549. /* Wipe out the EXIT_PENDING status bit if we are not actually
  5550. * exiting the module */
  5551. if (!exit_pending)
  5552. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  5553. /* stop and reset the on-board processor */
  5554. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  5555. /* tell the device to stop sending interrupts */
  5556. iwl_disable_interrupts(priv);
  5557. if (priv->mac80211_registered)
  5558. ieee80211_stop_queues(priv->hw);
  5559. /* If we have not previously called iwl_init() then
  5560. * clear all bits but the RF Kill and SUSPEND bits and return */
  5561. if (!iwl_is_init(priv)) {
  5562. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  5563. STATUS_RF_KILL_HW |
  5564. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  5565. STATUS_RF_KILL_SW |
  5566. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  5567. STATUS_IN_SUSPEND;
  5568. goto exit;
  5569. }
  5570. /* ...otherwise clear out all the status bits but the RF Kill and
  5571. * SUSPEND bits and continue taking the NIC down. */
  5572. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  5573. STATUS_RF_KILL_HW |
  5574. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  5575. STATUS_RF_KILL_SW |
  5576. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  5577. STATUS_IN_SUSPEND |
  5578. test_bit(STATUS_FW_ERROR, &priv->status) <<
  5579. STATUS_FW_ERROR;
  5580. spin_lock_irqsave(&priv->lock, flags);
  5581. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  5582. spin_unlock_irqrestore(&priv->lock, flags);
  5583. iwl_hw_txq_ctx_stop(priv);
  5584. iwl_hw_rxq_stop(priv);
  5585. spin_lock_irqsave(&priv->lock, flags);
  5586. if (!iwl_grab_restricted_access(priv)) {
  5587. iwl_write_restricted_reg(priv, APMG_CLK_DIS_REG,
  5588. APMG_CLK_VAL_DMA_CLK_RQT);
  5589. iwl_release_restricted_access(priv);
  5590. }
  5591. spin_unlock_irqrestore(&priv->lock, flags);
  5592. udelay(5);
  5593. iwl_hw_nic_stop_master(priv);
  5594. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  5595. iwl_hw_nic_reset(priv);
  5596. exit:
  5597. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  5598. if (priv->ibss_beacon)
  5599. dev_kfree_skb(priv->ibss_beacon);
  5600. priv->ibss_beacon = NULL;
  5601. /* clear out any free frames */
  5602. iwl_clear_free_frames(priv);
  5603. }
  5604. static void iwl_down(struct iwl_priv *priv)
  5605. {
  5606. mutex_lock(&priv->mutex);
  5607. __iwl_down(priv);
  5608. mutex_unlock(&priv->mutex);
  5609. }
  5610. #define MAX_HW_RESTARTS 5
  5611. static int __iwl_up(struct iwl_priv *priv)
  5612. {
  5613. DECLARE_MAC_BUF(mac);
  5614. int rc, i;
  5615. u32 hw_rf_kill = 0;
  5616. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  5617. IWL_WARNING("Exit pending; will not bring the NIC up\n");
  5618. return -EIO;
  5619. }
  5620. if (test_bit(STATUS_RF_KILL_SW, &priv->status)) {
  5621. IWL_WARNING("Radio disabled by SW RF kill (module "
  5622. "parameter)\n");
  5623. return 0;
  5624. }
  5625. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  5626. rc = iwl_hw_nic_init(priv);
  5627. if (rc) {
  5628. IWL_ERROR("Unable to int nic\n");
  5629. return rc;
  5630. }
  5631. /* make sure rfkill handshake bits are cleared */
  5632. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5633. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  5634. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  5635. /* clear (again), then enable host interrupts */
  5636. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  5637. iwl_enable_interrupts(priv);
  5638. /* really make sure rfkill handshake bits are cleared */
  5639. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5640. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  5641. /* Copy original ucode data image from disk into backup cache.
  5642. * This will be used to initialize the on-board processor's
  5643. * data SRAM for a clean start when the runtime program first loads. */
  5644. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  5645. priv->ucode_data.len);
  5646. /* If platform's RF_KILL switch is set to KILL,
  5647. * wait for BIT_INT_RF_KILL interrupt before loading uCode
  5648. * and getting things started */
  5649. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  5650. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  5651. hw_rf_kill = 1;
  5652. if (test_bit(STATUS_RF_KILL_HW, &priv->status) || hw_rf_kill) {
  5653. IWL_WARNING("Radio disabled by HW RF Kill switch\n");
  5654. return 0;
  5655. }
  5656. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  5657. iwl_clear_stations_table(priv);
  5658. /* load bootstrap state machine,
  5659. * load bootstrap program into processor's memory,
  5660. * prepare to load the "initialize" uCode */
  5661. rc = iwl_load_bsm(priv);
  5662. if (rc) {
  5663. IWL_ERROR("Unable to set up bootstrap uCode: %d\n", rc);
  5664. continue;
  5665. }
  5666. /* start card; "initialize" will load runtime ucode */
  5667. iwl_nic_start(priv);
  5668. /* MAC Address location in EEPROM same for 3945/4965 */
  5669. get_eeprom_mac(priv, priv->mac_addr);
  5670. IWL_DEBUG_INFO("MAC address: %s\n",
  5671. print_mac(mac, priv->mac_addr));
  5672. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  5673. IWL_DEBUG_INFO(DRV_NAME " is coming up\n");
  5674. return 0;
  5675. }
  5676. set_bit(STATUS_EXIT_PENDING, &priv->status);
  5677. __iwl_down(priv);
  5678. /* tried to restart and config the device for as long as our
  5679. * patience could withstand */
  5680. IWL_ERROR("Unable to initialize device after %d attempts.\n", i);
  5681. return -EIO;
  5682. }
  5683. /*****************************************************************************
  5684. *
  5685. * Workqueue callbacks
  5686. *
  5687. *****************************************************************************/
  5688. static void iwl_bg_init_alive_start(struct work_struct *data)
  5689. {
  5690. struct iwl_priv *priv =
  5691. container_of(data, struct iwl_priv, init_alive_start.work);
  5692. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5693. return;
  5694. mutex_lock(&priv->mutex);
  5695. iwl_init_alive_start(priv);
  5696. mutex_unlock(&priv->mutex);
  5697. }
  5698. static void iwl_bg_alive_start(struct work_struct *data)
  5699. {
  5700. struct iwl_priv *priv =
  5701. container_of(data, struct iwl_priv, alive_start.work);
  5702. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5703. return;
  5704. mutex_lock(&priv->mutex);
  5705. iwl_alive_start(priv);
  5706. mutex_unlock(&priv->mutex);
  5707. }
  5708. static void iwl_bg_rf_kill(struct work_struct *work)
  5709. {
  5710. struct iwl_priv *priv = container_of(work, struct iwl_priv, rf_kill);
  5711. wake_up_interruptible(&priv->wait_command_queue);
  5712. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5713. return;
  5714. mutex_lock(&priv->mutex);
  5715. if (!iwl_is_rfkill(priv)) {
  5716. IWL_DEBUG(IWL_DL_INFO | IWL_DL_RF_KILL,
  5717. "HW and/or SW RF Kill no longer active, restarting "
  5718. "device\n");
  5719. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  5720. queue_work(priv->workqueue, &priv->restart);
  5721. } else {
  5722. if (!test_bit(STATUS_RF_KILL_HW, &priv->status))
  5723. IWL_DEBUG_RF_KILL("Can not turn radio back on - "
  5724. "disabled by SW switch\n");
  5725. else
  5726. IWL_WARNING("Radio Frequency Kill Switch is On:\n"
  5727. "Kill switch must be turned off for "
  5728. "wireless networking to work.\n");
  5729. }
  5730. mutex_unlock(&priv->mutex);
  5731. }
  5732. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  5733. static void iwl_bg_scan_check(struct work_struct *data)
  5734. {
  5735. struct iwl_priv *priv =
  5736. container_of(data, struct iwl_priv, scan_check.work);
  5737. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5738. return;
  5739. mutex_lock(&priv->mutex);
  5740. if (test_bit(STATUS_SCANNING, &priv->status) ||
  5741. test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  5742. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN,
  5743. "Scan completion watchdog resetting adapter (%dms)\n",
  5744. jiffies_to_msecs(IWL_SCAN_CHECK_WATCHDOG));
  5745. if (!test_bit(STATUS_EXIT_PENDING, &priv->status))
  5746. iwl_send_scan_abort(priv);
  5747. }
  5748. mutex_unlock(&priv->mutex);
  5749. }
  5750. static void iwl_bg_request_scan(struct work_struct *data)
  5751. {
  5752. struct iwl_priv *priv =
  5753. container_of(data, struct iwl_priv, request_scan);
  5754. struct iwl_host_cmd cmd = {
  5755. .id = REPLY_SCAN_CMD,
  5756. .len = sizeof(struct iwl_scan_cmd),
  5757. .meta.flags = CMD_SIZE_HUGE,
  5758. };
  5759. int rc = 0;
  5760. struct iwl_scan_cmd *scan;
  5761. struct ieee80211_conf *conf = NULL;
  5762. u8 direct_mask;
  5763. int phymode;
  5764. conf = ieee80211_get_hw_conf(priv->hw);
  5765. mutex_lock(&priv->mutex);
  5766. if (!iwl_is_ready(priv)) {
  5767. IWL_WARNING("request scan called when driver not ready.\n");
  5768. goto done;
  5769. }
  5770. /* Make sure the scan wasn't cancelled before this queued work
  5771. * was given the chance to run... */
  5772. if (!test_bit(STATUS_SCANNING, &priv->status))
  5773. goto done;
  5774. /* This should never be called or scheduled if there is currently
  5775. * a scan active in the hardware. */
  5776. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  5777. IWL_DEBUG_INFO("Multiple concurrent scan requests in parallel. "
  5778. "Ignoring second request.\n");
  5779. rc = -EIO;
  5780. goto done;
  5781. }
  5782. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  5783. IWL_DEBUG_SCAN("Aborting scan due to device shutdown\n");
  5784. goto done;
  5785. }
  5786. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  5787. IWL_DEBUG_HC("Scan request while abort pending. Queuing.\n");
  5788. goto done;
  5789. }
  5790. if (iwl_is_rfkill(priv)) {
  5791. IWL_DEBUG_HC("Aborting scan due to RF Kill activation\n");
  5792. goto done;
  5793. }
  5794. if (!test_bit(STATUS_READY, &priv->status)) {
  5795. IWL_DEBUG_HC("Scan request while uninitialized. Queuing.\n");
  5796. goto done;
  5797. }
  5798. if (!priv->scan_bands) {
  5799. IWL_DEBUG_HC("Aborting scan due to no requested bands\n");
  5800. goto done;
  5801. }
  5802. if (!priv->scan) {
  5803. priv->scan = kmalloc(sizeof(struct iwl_scan_cmd) +
  5804. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  5805. if (!priv->scan) {
  5806. rc = -ENOMEM;
  5807. goto done;
  5808. }
  5809. }
  5810. scan = priv->scan;
  5811. memset(scan, 0, sizeof(struct iwl_scan_cmd) + IWL_MAX_SCAN_SIZE);
  5812. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  5813. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  5814. if (iwl_is_associated(priv)) {
  5815. u16 interval = 0;
  5816. u32 extra;
  5817. u32 suspend_time = 100;
  5818. u32 scan_suspend_time = 100;
  5819. unsigned long flags;
  5820. IWL_DEBUG_INFO("Scanning while associated...\n");
  5821. spin_lock_irqsave(&priv->lock, flags);
  5822. interval = priv->beacon_int;
  5823. spin_unlock_irqrestore(&priv->lock, flags);
  5824. scan->suspend_time = 0;
  5825. scan->max_out_time = cpu_to_le32(200 * 1024);
  5826. if (!interval)
  5827. interval = suspend_time;
  5828. extra = (suspend_time / interval) << 22;
  5829. scan_suspend_time = (extra |
  5830. ((suspend_time % interval) * 1024));
  5831. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  5832. IWL_DEBUG_SCAN("suspend_time 0x%X beacon interval %d\n",
  5833. scan_suspend_time, interval);
  5834. }
  5835. /* We should add the ability for user to lock to PASSIVE ONLY */
  5836. if (priv->one_direct_scan) {
  5837. IWL_DEBUG_SCAN
  5838. ("Kicking off one direct scan for '%s'\n",
  5839. iwl_escape_essid(priv->direct_ssid,
  5840. priv->direct_ssid_len));
  5841. scan->direct_scan[0].id = WLAN_EID_SSID;
  5842. scan->direct_scan[0].len = priv->direct_ssid_len;
  5843. memcpy(scan->direct_scan[0].ssid,
  5844. priv->direct_ssid, priv->direct_ssid_len);
  5845. direct_mask = 1;
  5846. } else if (!iwl_is_associated(priv) && priv->essid_len) {
  5847. scan->direct_scan[0].id = WLAN_EID_SSID;
  5848. scan->direct_scan[0].len = priv->essid_len;
  5849. memcpy(scan->direct_scan[0].ssid, priv->essid, priv->essid_len);
  5850. direct_mask = 1;
  5851. } else
  5852. direct_mask = 0;
  5853. /* We don't build a direct scan probe request; the uCode will do
  5854. * that based on the direct_mask added to each channel entry */
  5855. scan->tx_cmd.len = cpu_to_le16(
  5856. iwl_fill_probe_req(priv, (struct ieee80211_mgmt *)scan->data,
  5857. IWL_MAX_SCAN_SIZE - sizeof(scan), 0));
  5858. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  5859. scan->tx_cmd.sta_id = priv->hw_setting.bcast_sta_id;
  5860. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  5861. /* flags + rate selection */
  5862. scan->tx_cmd.tx_flags |= cpu_to_le32(0x200);
  5863. switch (priv->scan_bands) {
  5864. case 2:
  5865. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  5866. scan->tx_cmd.rate_n_flags =
  5867. iwl_hw_set_rate_n_flags(IWL_RATE_1M_PLCP,
  5868. RATE_MCS_ANT_B_MSK|RATE_MCS_CCK_MSK);
  5869. scan->good_CRC_th = 0;
  5870. phymode = MODE_IEEE80211G;
  5871. break;
  5872. case 1:
  5873. scan->tx_cmd.rate_n_flags =
  5874. iwl_hw_set_rate_n_flags(IWL_RATE_6M_PLCP,
  5875. RATE_MCS_ANT_B_MSK);
  5876. scan->good_CRC_th = IWL_GOOD_CRC_TH;
  5877. phymode = MODE_IEEE80211A;
  5878. break;
  5879. default:
  5880. IWL_WARNING("Invalid scan band count\n");
  5881. goto done;
  5882. }
  5883. /* select Rx chains */
  5884. /* Force use of chains B and C (0x6) for scan Rx.
  5885. * Avoid A (0x1) because of its off-channel reception on A-band.
  5886. * MIMO is not used here, but value is required to make uCode happy. */
  5887. scan->rx_chain = RXON_RX_CHAIN_DRIVER_FORCE_MSK |
  5888. cpu_to_le16((0x7 << RXON_RX_CHAIN_VALID_POS) |
  5889. (0x6 << RXON_RX_CHAIN_FORCE_SEL_POS) |
  5890. (0x7 << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS));
  5891. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR)
  5892. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  5893. if (direct_mask)
  5894. IWL_DEBUG_SCAN
  5895. ("Initiating direct scan for %s.\n",
  5896. iwl_escape_essid(priv->essid, priv->essid_len));
  5897. else
  5898. IWL_DEBUG_SCAN("Initiating indirect scan.\n");
  5899. scan->channel_count =
  5900. iwl_get_channels_for_scan(
  5901. priv, phymode, 1, /* active */
  5902. direct_mask,
  5903. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  5904. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  5905. scan->channel_count * sizeof(struct iwl_scan_channel);
  5906. cmd.data = scan;
  5907. scan->len = cpu_to_le16(cmd.len);
  5908. set_bit(STATUS_SCAN_HW, &priv->status);
  5909. rc = iwl_send_cmd_sync(priv, &cmd);
  5910. if (rc)
  5911. goto done;
  5912. queue_delayed_work(priv->workqueue, &priv->scan_check,
  5913. IWL_SCAN_CHECK_WATCHDOG);
  5914. mutex_unlock(&priv->mutex);
  5915. return;
  5916. done:
  5917. /* inform mac80211 sacn aborted */
  5918. queue_work(priv->workqueue, &priv->scan_completed);
  5919. mutex_unlock(&priv->mutex);
  5920. }
  5921. static void iwl_bg_up(struct work_struct *data)
  5922. {
  5923. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  5924. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5925. return;
  5926. mutex_lock(&priv->mutex);
  5927. __iwl_up(priv);
  5928. mutex_unlock(&priv->mutex);
  5929. }
  5930. static void iwl_bg_restart(struct work_struct *data)
  5931. {
  5932. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  5933. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5934. return;
  5935. iwl_down(priv);
  5936. queue_work(priv->workqueue, &priv->up);
  5937. }
  5938. static void iwl_bg_rx_replenish(struct work_struct *data)
  5939. {
  5940. struct iwl_priv *priv =
  5941. container_of(data, struct iwl_priv, rx_replenish);
  5942. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5943. return;
  5944. mutex_lock(&priv->mutex);
  5945. iwl_rx_replenish(priv);
  5946. mutex_unlock(&priv->mutex);
  5947. }
  5948. static void iwl_bg_post_associate(struct work_struct *data)
  5949. {
  5950. struct iwl_priv *priv = container_of(data, struct iwl_priv,
  5951. post_associate.work);
  5952. int rc = 0;
  5953. struct ieee80211_conf *conf = NULL;
  5954. DECLARE_MAC_BUF(mac);
  5955. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  5956. IWL_ERROR("%s Should not be called in AP mode\n", __FUNCTION__);
  5957. return;
  5958. }
  5959. IWL_DEBUG_ASSOC("Associated as %d to: %s\n",
  5960. priv->assoc_id,
  5961. print_mac(mac, priv->active_rxon.bssid_addr));
  5962. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  5963. return;
  5964. mutex_lock(&priv->mutex);
  5965. if (!priv->interface_id || !priv->is_open) {
  5966. mutex_unlock(&priv->mutex);
  5967. return;
  5968. }
  5969. iwl_scan_cancel_timeout(priv, 200);
  5970. conf = ieee80211_get_hw_conf(priv->hw);
  5971. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  5972. iwl_commit_rxon(priv);
  5973. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  5974. iwl_setup_rxon_timing(priv);
  5975. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  5976. sizeof(priv->rxon_timing), &priv->rxon_timing);
  5977. if (rc)
  5978. IWL_WARNING("REPLY_RXON_TIMING failed - "
  5979. "Attempting to continue.\n");
  5980. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  5981. #ifdef CONFIG_IWLWIFI_HT
  5982. if (priv->is_ht_enabled && priv->current_assoc_ht.is_ht)
  5983. iwl4965_set_rxon_ht(priv, &priv->current_assoc_ht);
  5984. else {
  5985. priv->active_rate_ht[0] = 0;
  5986. priv->active_rate_ht[1] = 0;
  5987. priv->current_channel_width = IWL_CHANNEL_WIDTH_20MHZ;
  5988. }
  5989. #endif /* CONFIG_IWLWIFI_HT*/
  5990. iwl4965_set_rxon_chain(priv);
  5991. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  5992. IWL_DEBUG_ASSOC("assoc id %d beacon interval %d\n",
  5993. priv->assoc_id, priv->beacon_int);
  5994. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  5995. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  5996. else
  5997. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  5998. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  5999. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  6000. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  6001. else
  6002. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  6003. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  6004. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  6005. }
  6006. iwl_commit_rxon(priv);
  6007. switch (priv->iw_mode) {
  6008. case IEEE80211_IF_TYPE_STA:
  6009. iwl_rate_scale_init(priv->hw, IWL_AP_ID);
  6010. break;
  6011. case IEEE80211_IF_TYPE_IBSS:
  6012. /* clear out the station table */
  6013. iwl_clear_stations_table(priv);
  6014. iwl_rxon_add_station(priv, BROADCAST_ADDR, 0);
  6015. iwl_rxon_add_station(priv, priv->bssid, 0);
  6016. iwl_rate_scale_init(priv->hw, IWL_STA_ID);
  6017. iwl_send_beacon_cmd(priv);
  6018. break;
  6019. default:
  6020. IWL_ERROR("%s Should not be called in %d mode\n",
  6021. __FUNCTION__, priv->iw_mode);
  6022. break;
  6023. }
  6024. iwl_sequence_reset(priv);
  6025. #ifdef CONFIG_IWLWIFI_SENSITIVITY
  6026. /* Enable Rx differential gain and sensitivity calibrations */
  6027. iwl4965_chain_noise_reset(priv);
  6028. priv->start_calib = 1;
  6029. #endif /* CONFIG_IWLWIFI_SENSITIVITY */
  6030. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  6031. priv->assoc_station_added = 1;
  6032. #ifdef CONFIG_IWLWIFI_QOS
  6033. iwl_activate_qos(priv, 0);
  6034. #endif /* CONFIG_IWLWIFI_QOS */
  6035. mutex_unlock(&priv->mutex);
  6036. }
  6037. static void iwl_bg_abort_scan(struct work_struct *work)
  6038. {
  6039. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  6040. abort_scan);
  6041. if (!iwl_is_ready(priv))
  6042. return;
  6043. mutex_lock(&priv->mutex);
  6044. set_bit(STATUS_SCAN_ABORTING, &priv->status);
  6045. iwl_send_scan_abort(priv);
  6046. mutex_unlock(&priv->mutex);
  6047. }
  6048. static void iwl_bg_scan_completed(struct work_struct *work)
  6049. {
  6050. struct iwl_priv *priv =
  6051. container_of(work, struct iwl_priv, scan_completed);
  6052. IWL_DEBUG(IWL_DL_INFO | IWL_DL_SCAN, "SCAN complete scan\n");
  6053. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  6054. return;
  6055. ieee80211_scan_completed(priv->hw);
  6056. /* Since setting the TXPOWER may have been deferred while
  6057. * performing the scan, fire one off */
  6058. mutex_lock(&priv->mutex);
  6059. iwl_hw_reg_send_txpower(priv);
  6060. mutex_unlock(&priv->mutex);
  6061. }
  6062. /*****************************************************************************
  6063. *
  6064. * mac80211 entry point functions
  6065. *
  6066. *****************************************************************************/
  6067. static int iwl_mac_start(struct ieee80211_hw *hw)
  6068. {
  6069. struct iwl_priv *priv = hw->priv;
  6070. IWL_DEBUG_MAC80211("enter\n");
  6071. /* we should be verifying the device is ready to be opened */
  6072. mutex_lock(&priv->mutex);
  6073. priv->is_open = 1;
  6074. if (!iwl_is_rfkill(priv))
  6075. ieee80211_start_queues(priv->hw);
  6076. mutex_unlock(&priv->mutex);
  6077. IWL_DEBUG_MAC80211("leave\n");
  6078. return 0;
  6079. }
  6080. static void iwl_mac_stop(struct ieee80211_hw *hw)
  6081. {
  6082. struct iwl_priv *priv = hw->priv;
  6083. IWL_DEBUG_MAC80211("enter\n");
  6084. mutex_lock(&priv->mutex);
  6085. /* stop mac, cancel any scan request and clear
  6086. * RXON_FILTER_ASSOC_MSK BIT
  6087. */
  6088. priv->is_open = 0;
  6089. iwl_scan_cancel_timeout(priv, 100);
  6090. cancel_delayed_work(&priv->post_associate);
  6091. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6092. iwl_commit_rxon(priv);
  6093. mutex_unlock(&priv->mutex);
  6094. IWL_DEBUG_MAC80211("leave\n");
  6095. }
  6096. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb,
  6097. struct ieee80211_tx_control *ctl)
  6098. {
  6099. struct iwl_priv *priv = hw->priv;
  6100. IWL_DEBUG_MAC80211("enter\n");
  6101. if (priv->iw_mode == IEEE80211_IF_TYPE_MNTR) {
  6102. IWL_DEBUG_MAC80211("leave - monitor\n");
  6103. return -1;
  6104. }
  6105. IWL_DEBUG_TX("dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  6106. ctl->tx_rate);
  6107. if (iwl_tx_skb(priv, skb, ctl))
  6108. dev_kfree_skb_any(skb);
  6109. IWL_DEBUG_MAC80211("leave\n");
  6110. return 0;
  6111. }
  6112. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  6113. struct ieee80211_if_init_conf *conf)
  6114. {
  6115. struct iwl_priv *priv = hw->priv;
  6116. unsigned long flags;
  6117. DECLARE_MAC_BUF(mac);
  6118. IWL_DEBUG_MAC80211("enter: id %d, type %d\n", conf->if_id, conf->type);
  6119. if (conf->mac_addr)
  6120. IWL_DEBUG_MAC80211("enter: MAC %s\n",
  6121. print_mac(mac, conf->mac_addr));
  6122. if (priv->interface_id) {
  6123. IWL_DEBUG_MAC80211("leave - interface_id != 0\n");
  6124. return 0;
  6125. }
  6126. spin_lock_irqsave(&priv->lock, flags);
  6127. priv->interface_id = conf->if_id;
  6128. spin_unlock_irqrestore(&priv->lock, flags);
  6129. mutex_lock(&priv->mutex);
  6130. iwl_set_mode(priv, conf->type);
  6131. IWL_DEBUG_MAC80211("leave\n");
  6132. mutex_unlock(&priv->mutex);
  6133. return 0;
  6134. }
  6135. /**
  6136. * iwl_mac_config - mac80211 config callback
  6137. *
  6138. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  6139. * be set inappropriately and the driver currently sets the hardware up to
  6140. * use it whenever needed.
  6141. */
  6142. static int iwl_mac_config(struct ieee80211_hw *hw, struct ieee80211_conf *conf)
  6143. {
  6144. struct iwl_priv *priv = hw->priv;
  6145. const struct iwl_channel_info *ch_info;
  6146. unsigned long flags;
  6147. mutex_lock(&priv->mutex);
  6148. IWL_DEBUG_MAC80211("enter to channel %d\n", conf->channel);
  6149. if (!iwl_is_ready(priv)) {
  6150. IWL_DEBUG_MAC80211("leave - not ready\n");
  6151. mutex_unlock(&priv->mutex);
  6152. return -EIO;
  6153. }
  6154. /* TODO: Figure out how to get ieee80211_local->sta_scanning w/ only
  6155. * what is exposed through include/ declrations */
  6156. if (unlikely(!iwl_param_disable_hw_scan &&
  6157. test_bit(STATUS_SCANNING, &priv->status))) {
  6158. IWL_DEBUG_MAC80211("leave - scanning\n");
  6159. mutex_unlock(&priv->mutex);
  6160. return 0;
  6161. }
  6162. spin_lock_irqsave(&priv->lock, flags);
  6163. ch_info = iwl_get_channel_info(priv, conf->phymode, conf->channel);
  6164. if (!is_channel_valid(ch_info)) {
  6165. IWL_DEBUG_SCAN("Channel %d [%d] is INVALID for this SKU.\n",
  6166. conf->channel, conf->phymode);
  6167. IWL_DEBUG_MAC80211("leave - invalid channel\n");
  6168. spin_unlock_irqrestore(&priv->lock, flags);
  6169. mutex_unlock(&priv->mutex);
  6170. return -EINVAL;
  6171. }
  6172. #ifdef CONFIG_IWLWIFI_HT
  6173. /* if we are switching fron ht to 2.4 clear flags
  6174. * from any ht related info since 2.4 does not
  6175. * support ht */
  6176. if ((le16_to_cpu(priv->staging_rxon.channel) != conf->channel)
  6177. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  6178. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  6179. #endif
  6180. )
  6181. priv->staging_rxon.flags = 0;
  6182. #endif /* CONFIG_IWLWIFI_HT */
  6183. iwl_set_rxon_channel(priv, conf->phymode, conf->channel);
  6184. iwl_set_flags_for_phymode(priv, conf->phymode);
  6185. /* The list of supported rates and rate mask can be different
  6186. * for each phymode; since the phymode may have changed, reset
  6187. * the rate mask to what mac80211 lists */
  6188. iwl_set_rate(priv);
  6189. spin_unlock_irqrestore(&priv->lock, flags);
  6190. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  6191. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  6192. iwl_hw_channel_switch(priv, conf->channel);
  6193. mutex_unlock(&priv->mutex);
  6194. return 0;
  6195. }
  6196. #endif
  6197. iwl_radio_kill_sw(priv, !conf->radio_enabled);
  6198. if (!conf->radio_enabled) {
  6199. IWL_DEBUG_MAC80211("leave - radio disabled\n");
  6200. mutex_unlock(&priv->mutex);
  6201. return 0;
  6202. }
  6203. if (iwl_is_rfkill(priv)) {
  6204. IWL_DEBUG_MAC80211("leave - RF kill\n");
  6205. mutex_unlock(&priv->mutex);
  6206. return -EIO;
  6207. }
  6208. iwl_set_rate(priv);
  6209. if (memcmp(&priv->active_rxon,
  6210. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  6211. iwl_commit_rxon(priv);
  6212. else
  6213. IWL_DEBUG_INFO("No re-sending same RXON configuration.\n");
  6214. IWL_DEBUG_MAC80211("leave\n");
  6215. mutex_unlock(&priv->mutex);
  6216. return 0;
  6217. }
  6218. static void iwl_config_ap(struct iwl_priv *priv)
  6219. {
  6220. int rc = 0;
  6221. if (priv->status & STATUS_EXIT_PENDING)
  6222. return;
  6223. /* The following should be done only at AP bring up */
  6224. if ((priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) == 0) {
  6225. /* RXON - unassoc (to set timing command) */
  6226. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6227. iwl_commit_rxon(priv);
  6228. /* RXON Timing */
  6229. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  6230. iwl_setup_rxon_timing(priv);
  6231. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  6232. sizeof(priv->rxon_timing), &priv->rxon_timing);
  6233. if (rc)
  6234. IWL_WARNING("REPLY_RXON_TIMING failed - "
  6235. "Attempting to continue.\n");
  6236. iwl4965_set_rxon_chain(priv);
  6237. /* FIXME: what should be the assoc_id for AP? */
  6238. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  6239. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  6240. priv->staging_rxon.flags |=
  6241. RXON_FLG_SHORT_PREAMBLE_MSK;
  6242. else
  6243. priv->staging_rxon.flags &=
  6244. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  6245. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  6246. if (priv->assoc_capability &
  6247. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  6248. priv->staging_rxon.flags |=
  6249. RXON_FLG_SHORT_SLOT_MSK;
  6250. else
  6251. priv->staging_rxon.flags &=
  6252. ~RXON_FLG_SHORT_SLOT_MSK;
  6253. if (priv->iw_mode == IEEE80211_IF_TYPE_IBSS)
  6254. priv->staging_rxon.flags &=
  6255. ~RXON_FLG_SHORT_SLOT_MSK;
  6256. }
  6257. /* restore RXON assoc */
  6258. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  6259. iwl_commit_rxon(priv);
  6260. #ifdef CONFIG_IWLWIFI_QOS
  6261. iwl_activate_qos(priv, 1);
  6262. #endif
  6263. iwl_rxon_add_station(priv, BROADCAST_ADDR, 0);
  6264. }
  6265. iwl_send_beacon_cmd(priv);
  6266. /* FIXME - we need to add code here to detect a totally new
  6267. * configuration, reset the AP, unassoc, rxon timing, assoc,
  6268. * clear sta table, add BCAST sta... */
  6269. }
  6270. static int iwl_mac_config_interface(struct ieee80211_hw *hw, int if_id,
  6271. struct ieee80211_if_conf *conf)
  6272. {
  6273. struct iwl_priv *priv = hw->priv;
  6274. DECLARE_MAC_BUF(mac);
  6275. unsigned long flags;
  6276. int rc;
  6277. if (conf == NULL)
  6278. return -EIO;
  6279. if ((priv->iw_mode == IEEE80211_IF_TYPE_AP) &&
  6280. (!conf->beacon || !conf->ssid_len)) {
  6281. IWL_DEBUG_MAC80211
  6282. ("Leaving in AP mode because HostAPD is not ready.\n");
  6283. return 0;
  6284. }
  6285. mutex_lock(&priv->mutex);
  6286. IWL_DEBUG_MAC80211("enter: interface id %d\n", if_id);
  6287. if (conf->bssid)
  6288. IWL_DEBUG_MAC80211("bssid: %s\n",
  6289. print_mac(mac, conf->bssid));
  6290. /*
  6291. * very dubious code was here; the probe filtering flag is never set:
  6292. *
  6293. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  6294. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  6295. */
  6296. if (unlikely(test_bit(STATUS_SCANNING, &priv->status))) {
  6297. IWL_DEBUG_MAC80211("leave - scanning\n");
  6298. mutex_unlock(&priv->mutex);
  6299. return 0;
  6300. }
  6301. if (priv->interface_id != if_id) {
  6302. IWL_DEBUG_MAC80211("leave - interface_id != if_id\n");
  6303. mutex_unlock(&priv->mutex);
  6304. return 0;
  6305. }
  6306. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) {
  6307. if (!conf->bssid) {
  6308. conf->bssid = priv->mac_addr;
  6309. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  6310. IWL_DEBUG_MAC80211("bssid was set to: %s\n",
  6311. print_mac(mac, conf->bssid));
  6312. }
  6313. if (priv->ibss_beacon)
  6314. dev_kfree_skb(priv->ibss_beacon);
  6315. priv->ibss_beacon = conf->beacon;
  6316. }
  6317. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  6318. !is_multicast_ether_addr(conf->bssid)) {
  6319. /* If there is currently a HW scan going on in the background
  6320. * then we need to cancel it else the RXON below will fail. */
  6321. if (iwl_scan_cancel_timeout(priv, 100)) {
  6322. IWL_WARNING("Aborted scan still in progress "
  6323. "after 100ms\n");
  6324. IWL_DEBUG_MAC80211("leaving - scan abort failed.\n");
  6325. mutex_unlock(&priv->mutex);
  6326. return -EAGAIN;
  6327. }
  6328. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  6329. /* TODO: Audit driver for usage of these members and see
  6330. * if mac80211 deprecates them (priv->bssid looks like it
  6331. * shouldn't be there, but I haven't scanned the IBSS code
  6332. * to verify) - jpk */
  6333. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  6334. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  6335. iwl_config_ap(priv);
  6336. else {
  6337. rc = iwl_commit_rxon(priv);
  6338. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA) && rc)
  6339. iwl_rxon_add_station(
  6340. priv, priv->active_rxon.bssid_addr, 1);
  6341. }
  6342. } else {
  6343. iwl_scan_cancel_timeout(priv, 100);
  6344. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6345. iwl_commit_rxon(priv);
  6346. }
  6347. spin_lock_irqsave(&priv->lock, flags);
  6348. if (!conf->ssid_len)
  6349. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  6350. else
  6351. memcpy(priv->essid, conf->ssid, conf->ssid_len);
  6352. priv->essid_len = conf->ssid_len;
  6353. spin_unlock_irqrestore(&priv->lock, flags);
  6354. IWL_DEBUG_MAC80211("leave\n");
  6355. mutex_unlock(&priv->mutex);
  6356. return 0;
  6357. }
  6358. static void iwl_configure_filter(struct ieee80211_hw *hw,
  6359. unsigned int changed_flags,
  6360. unsigned int *total_flags,
  6361. int mc_count, struct dev_addr_list *mc_list)
  6362. {
  6363. /*
  6364. * XXX: dummy
  6365. * see also iwl_connection_init_rx_config
  6366. */
  6367. *total_flags = 0;
  6368. }
  6369. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  6370. struct ieee80211_if_init_conf *conf)
  6371. {
  6372. struct iwl_priv *priv = hw->priv;
  6373. IWL_DEBUG_MAC80211("enter\n");
  6374. mutex_lock(&priv->mutex);
  6375. iwl_scan_cancel_timeout(priv, 100);
  6376. cancel_delayed_work(&priv->post_associate);
  6377. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6378. iwl_commit_rxon(priv);
  6379. if (priv->interface_id == conf->if_id) {
  6380. priv->interface_id = 0;
  6381. memset(priv->bssid, 0, ETH_ALEN);
  6382. memset(priv->essid, 0, IW_ESSID_MAX_SIZE);
  6383. priv->essid_len = 0;
  6384. }
  6385. mutex_unlock(&priv->mutex);
  6386. IWL_DEBUG_MAC80211("leave\n");
  6387. }
  6388. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  6389. static int iwl_mac_hw_scan(struct ieee80211_hw *hw, u8 *ssid, size_t len)
  6390. {
  6391. int rc = 0;
  6392. unsigned long flags;
  6393. struct iwl_priv *priv = hw->priv;
  6394. IWL_DEBUG_MAC80211("enter\n");
  6395. mutex_lock(&priv->mutex);
  6396. spin_lock_irqsave(&priv->lock, flags);
  6397. if (!iwl_is_ready_rf(priv)) {
  6398. rc = -EIO;
  6399. IWL_DEBUG_MAC80211("leave - not ready or exit pending\n");
  6400. goto out_unlock;
  6401. }
  6402. if (priv->iw_mode == IEEE80211_IF_TYPE_AP) { /* APs don't scan */
  6403. rc = -EIO;
  6404. IWL_ERROR("ERROR: APs don't scan\n");
  6405. goto out_unlock;
  6406. }
  6407. /* if we just finished scan ask for delay */
  6408. if (priv->last_scan_jiffies &&
  6409. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN,
  6410. jiffies)) {
  6411. rc = -EAGAIN;
  6412. goto out_unlock;
  6413. }
  6414. if (len) {
  6415. IWL_DEBUG_SCAN("direct scan for "
  6416. "%s [%d]\n ",
  6417. iwl_escape_essid(ssid, len), (int)len);
  6418. priv->one_direct_scan = 1;
  6419. priv->direct_ssid_len = (u8)
  6420. min((u8) len, (u8) IW_ESSID_MAX_SIZE);
  6421. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  6422. } else
  6423. priv->one_direct_scan = 0;
  6424. rc = iwl_scan_initiate(priv);
  6425. IWL_DEBUG_MAC80211("leave\n");
  6426. out_unlock:
  6427. spin_unlock_irqrestore(&priv->lock, flags);
  6428. mutex_unlock(&priv->mutex);
  6429. return rc;
  6430. }
  6431. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  6432. const u8 *local_addr, const u8 *addr,
  6433. struct ieee80211_key_conf *key)
  6434. {
  6435. struct iwl_priv *priv = hw->priv;
  6436. DECLARE_MAC_BUF(mac);
  6437. int rc = 0;
  6438. u8 sta_id;
  6439. IWL_DEBUG_MAC80211("enter\n");
  6440. if (!iwl_param_hwcrypto) {
  6441. IWL_DEBUG_MAC80211("leave - hwcrypto disabled\n");
  6442. return -EOPNOTSUPP;
  6443. }
  6444. if (is_zero_ether_addr(addr))
  6445. /* only support pairwise keys */
  6446. return -EOPNOTSUPP;
  6447. sta_id = iwl_hw_find_station(priv, addr);
  6448. if (sta_id == IWL_INVALID_STATION) {
  6449. IWL_DEBUG_MAC80211("leave - %s not in station map.\n",
  6450. print_mac(mac, addr));
  6451. return -EINVAL;
  6452. }
  6453. mutex_lock(&priv->mutex);
  6454. iwl_scan_cancel_timeout(priv, 100);
  6455. switch (cmd) {
  6456. case SET_KEY:
  6457. rc = iwl_update_sta_key_info(priv, key, sta_id);
  6458. if (!rc) {
  6459. iwl_set_rxon_hwcrypto(priv, 1);
  6460. iwl_commit_rxon(priv);
  6461. key->hw_key_idx = sta_id;
  6462. IWL_DEBUG_MAC80211("set_key success, using hwcrypto\n");
  6463. key->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  6464. }
  6465. break;
  6466. case DISABLE_KEY:
  6467. rc = iwl_clear_sta_key_info(priv, sta_id);
  6468. if (!rc) {
  6469. iwl_set_rxon_hwcrypto(priv, 0);
  6470. iwl_commit_rxon(priv);
  6471. IWL_DEBUG_MAC80211("disable hwcrypto key\n");
  6472. }
  6473. break;
  6474. default:
  6475. rc = -EINVAL;
  6476. }
  6477. IWL_DEBUG_MAC80211("leave\n");
  6478. mutex_unlock(&priv->mutex);
  6479. return rc;
  6480. }
  6481. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, int queue,
  6482. const struct ieee80211_tx_queue_params *params)
  6483. {
  6484. struct iwl_priv *priv = hw->priv;
  6485. #ifdef CONFIG_IWLWIFI_QOS
  6486. unsigned long flags;
  6487. int q;
  6488. #endif /* CONFIG_IWL_QOS */
  6489. IWL_DEBUG_MAC80211("enter\n");
  6490. if (!iwl_is_ready_rf(priv)) {
  6491. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6492. return -EIO;
  6493. }
  6494. if (queue >= AC_NUM) {
  6495. IWL_DEBUG_MAC80211("leave - queue >= AC_NUM %d\n", queue);
  6496. return 0;
  6497. }
  6498. #ifdef CONFIG_IWLWIFI_QOS
  6499. if (!priv->qos_data.qos_enable) {
  6500. priv->qos_data.qos_active = 0;
  6501. IWL_DEBUG_MAC80211("leave - qos not enabled\n");
  6502. return 0;
  6503. }
  6504. q = AC_NUM - 1 - queue;
  6505. spin_lock_irqsave(&priv->lock, flags);
  6506. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  6507. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  6508. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  6509. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  6510. cpu_to_le16((params->burst_time * 100));
  6511. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  6512. priv->qos_data.qos_active = 1;
  6513. spin_unlock_irqrestore(&priv->lock, flags);
  6514. mutex_lock(&priv->mutex);
  6515. if (priv->iw_mode == IEEE80211_IF_TYPE_AP)
  6516. iwl_activate_qos(priv, 1);
  6517. else if (priv->assoc_id && iwl_is_associated(priv))
  6518. iwl_activate_qos(priv, 0);
  6519. mutex_unlock(&priv->mutex);
  6520. #endif /*CONFIG_IWLWIFI_QOS */
  6521. IWL_DEBUG_MAC80211("leave\n");
  6522. return 0;
  6523. }
  6524. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  6525. struct ieee80211_tx_queue_stats *stats)
  6526. {
  6527. struct iwl_priv *priv = hw->priv;
  6528. int i, avail;
  6529. struct iwl_tx_queue *txq;
  6530. struct iwl_queue *q;
  6531. unsigned long flags;
  6532. IWL_DEBUG_MAC80211("enter\n");
  6533. if (!iwl_is_ready_rf(priv)) {
  6534. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6535. return -EIO;
  6536. }
  6537. spin_lock_irqsave(&priv->lock, flags);
  6538. for (i = 0; i < AC_NUM; i++) {
  6539. txq = &priv->txq[i];
  6540. q = &txq->q;
  6541. avail = iwl_queue_space(q);
  6542. stats->data[i].len = q->n_window - avail;
  6543. stats->data[i].limit = q->n_window - q->high_mark;
  6544. stats->data[i].count = q->n_window;
  6545. }
  6546. spin_unlock_irqrestore(&priv->lock, flags);
  6547. IWL_DEBUG_MAC80211("leave\n");
  6548. return 0;
  6549. }
  6550. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  6551. struct ieee80211_low_level_stats *stats)
  6552. {
  6553. IWL_DEBUG_MAC80211("enter\n");
  6554. IWL_DEBUG_MAC80211("leave\n");
  6555. return 0;
  6556. }
  6557. static u64 iwl_mac_get_tsf(struct ieee80211_hw *hw)
  6558. {
  6559. IWL_DEBUG_MAC80211("enter\n");
  6560. IWL_DEBUG_MAC80211("leave\n");
  6561. return 0;
  6562. }
  6563. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  6564. {
  6565. struct iwl_priv *priv = hw->priv;
  6566. unsigned long flags;
  6567. mutex_lock(&priv->mutex);
  6568. IWL_DEBUG_MAC80211("enter\n");
  6569. priv->lq_mngr.lq_ready = 0;
  6570. #ifdef CONFIG_IWLWIFI_HT
  6571. spin_lock_irqsave(&priv->lock, flags);
  6572. memset(&priv->current_assoc_ht, 0, sizeof(struct sta_ht_info));
  6573. spin_unlock_irqrestore(&priv->lock, flags);
  6574. #ifdef CONFIG_IWLWIFI_HT_AGG
  6575. /* if (priv->lq_mngr.agg_ctrl.granted_ba)
  6576. iwl4965_turn_off_agg(priv, TID_ALL_SPECIFIED);*/
  6577. memset(&(priv->lq_mngr.agg_ctrl), 0, sizeof(struct iwl_agg_control));
  6578. priv->lq_mngr.agg_ctrl.tid_traffic_load_threshold = 10;
  6579. priv->lq_mngr.agg_ctrl.ba_timeout = 5000;
  6580. priv->lq_mngr.agg_ctrl.auto_agg = 1;
  6581. if (priv->lq_mngr.agg_ctrl.auto_agg)
  6582. priv->lq_mngr.agg_ctrl.requested_ba = TID_ALL_ENABLED;
  6583. #endif /*CONFIG_IWLWIFI_HT_AGG */
  6584. #endif /* CONFIG_IWLWIFI_HT */
  6585. #ifdef CONFIG_IWLWIFI_QOS
  6586. iwl_reset_qos(priv);
  6587. #endif
  6588. cancel_delayed_work(&priv->post_associate);
  6589. spin_lock_irqsave(&priv->lock, flags);
  6590. priv->assoc_id = 0;
  6591. priv->assoc_capability = 0;
  6592. priv->call_post_assoc_from_beacon = 0;
  6593. priv->assoc_station_added = 0;
  6594. /* new association get rid of ibss beacon skb */
  6595. if (priv->ibss_beacon)
  6596. dev_kfree_skb(priv->ibss_beacon);
  6597. priv->ibss_beacon = NULL;
  6598. priv->beacon_int = priv->hw->conf.beacon_int;
  6599. priv->timestamp1 = 0;
  6600. priv->timestamp0 = 0;
  6601. if ((priv->iw_mode == IEEE80211_IF_TYPE_STA))
  6602. priv->beacon_int = 0;
  6603. spin_unlock_irqrestore(&priv->lock, flags);
  6604. /* we are restarting association process
  6605. * clear RXON_FILTER_ASSOC_MSK bit
  6606. */
  6607. if (priv->iw_mode != IEEE80211_IF_TYPE_AP) {
  6608. iwl_scan_cancel_timeout(priv, 100);
  6609. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  6610. iwl_commit_rxon(priv);
  6611. }
  6612. /* Per mac80211.h: This is only used in IBSS mode... */
  6613. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  6614. IWL_DEBUG_MAC80211("leave - not in IBSS\n");
  6615. mutex_unlock(&priv->mutex);
  6616. return;
  6617. }
  6618. if (!iwl_is_ready_rf(priv)) {
  6619. IWL_DEBUG_MAC80211("leave - not ready\n");
  6620. mutex_unlock(&priv->mutex);
  6621. return;
  6622. }
  6623. priv->only_active_channel = 0;
  6624. iwl_set_rate(priv);
  6625. mutex_unlock(&priv->mutex);
  6626. IWL_DEBUG_MAC80211("leave\n");
  6627. }
  6628. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb,
  6629. struct ieee80211_tx_control *control)
  6630. {
  6631. struct iwl_priv *priv = hw->priv;
  6632. unsigned long flags;
  6633. mutex_lock(&priv->mutex);
  6634. IWL_DEBUG_MAC80211("enter\n");
  6635. if (!iwl_is_ready_rf(priv)) {
  6636. IWL_DEBUG_MAC80211("leave - RF not ready\n");
  6637. mutex_unlock(&priv->mutex);
  6638. return -EIO;
  6639. }
  6640. if (priv->iw_mode != IEEE80211_IF_TYPE_IBSS) {
  6641. IWL_DEBUG_MAC80211("leave - not IBSS\n");
  6642. mutex_unlock(&priv->mutex);
  6643. return -EIO;
  6644. }
  6645. spin_lock_irqsave(&priv->lock, flags);
  6646. if (priv->ibss_beacon)
  6647. dev_kfree_skb(priv->ibss_beacon);
  6648. priv->ibss_beacon = skb;
  6649. priv->assoc_id = 0;
  6650. IWL_DEBUG_MAC80211("leave\n");
  6651. spin_unlock_irqrestore(&priv->lock, flags);
  6652. #ifdef CONFIG_IWLWIFI_QOS
  6653. iwl_reset_qos(priv);
  6654. #endif
  6655. queue_work(priv->workqueue, &priv->post_associate.work);
  6656. mutex_unlock(&priv->mutex);
  6657. return 0;
  6658. }
  6659. #ifdef CONFIG_IWLWIFI_HT
  6660. union ht_cap_info {
  6661. struct {
  6662. u16 advanced_coding_cap :1;
  6663. u16 supported_chan_width_set :1;
  6664. u16 mimo_power_save_mode :2;
  6665. u16 green_field :1;
  6666. u16 short_GI20 :1;
  6667. u16 short_GI40 :1;
  6668. u16 tx_stbc :1;
  6669. u16 rx_stbc :1;
  6670. u16 beam_forming :1;
  6671. u16 delayed_ba :1;
  6672. u16 maximal_amsdu_size :1;
  6673. u16 cck_mode_at_40MHz :1;
  6674. u16 psmp_support :1;
  6675. u16 stbc_ctrl_frame_support :1;
  6676. u16 sig_txop_protection_support :1;
  6677. };
  6678. u16 val;
  6679. } __attribute__ ((packed));
  6680. union ht_param_info{
  6681. struct {
  6682. u8 max_rx_ampdu_factor :2;
  6683. u8 mpdu_density :3;
  6684. u8 reserved :3;
  6685. };
  6686. u8 val;
  6687. } __attribute__ ((packed));
  6688. union ht_exra_param_info {
  6689. struct {
  6690. u8 ext_chan_offset :2;
  6691. u8 tx_chan_width :1;
  6692. u8 rifs_mode :1;
  6693. u8 controlled_access_only :1;
  6694. u8 service_interval_granularity :3;
  6695. };
  6696. u8 val;
  6697. } __attribute__ ((packed));
  6698. union ht_operation_mode{
  6699. struct {
  6700. u16 op_mode :2;
  6701. u16 non_GF :1;
  6702. u16 reserved :13;
  6703. };
  6704. u16 val;
  6705. } __attribute__ ((packed));
  6706. static int sta_ht_info_init(struct ieee80211_ht_capability *ht_cap,
  6707. struct ieee80211_ht_additional_info *ht_extra,
  6708. struct sta_ht_info *ht_info_ap,
  6709. struct sta_ht_info *ht_info)
  6710. {
  6711. union ht_cap_info cap;
  6712. union ht_operation_mode op_mode;
  6713. union ht_param_info param_info;
  6714. union ht_exra_param_info extra_param_info;
  6715. IWL_DEBUG_MAC80211("enter: \n");
  6716. if (!ht_info) {
  6717. IWL_DEBUG_MAC80211("leave: ht_info is NULL\n");
  6718. return -1;
  6719. }
  6720. if (ht_cap) {
  6721. cap.val = (u16) le16_to_cpu(ht_cap->capabilities_info);
  6722. param_info.val = ht_cap->mac_ht_params_info;
  6723. ht_info->is_ht = 1;
  6724. if (cap.short_GI20)
  6725. ht_info->sgf |= 0x1;
  6726. if (cap.short_GI40)
  6727. ht_info->sgf |= 0x2;
  6728. ht_info->is_green_field = cap.green_field;
  6729. ht_info->max_amsdu_size = cap.maximal_amsdu_size;
  6730. ht_info->supported_chan_width = cap.supported_chan_width_set;
  6731. ht_info->tx_mimo_ps_mode = cap.mimo_power_save_mode;
  6732. memcpy(ht_info->supp_rates, ht_cap->supported_mcs_set, 16);
  6733. ht_info->ampdu_factor = param_info.max_rx_ampdu_factor;
  6734. ht_info->mpdu_density = param_info.mpdu_density;
  6735. IWL_DEBUG_MAC80211("SISO mask 0x%X MIMO mask 0x%X \n",
  6736. ht_cap->supported_mcs_set[0],
  6737. ht_cap->supported_mcs_set[1]);
  6738. if (ht_info_ap) {
  6739. ht_info->control_channel = ht_info_ap->control_channel;
  6740. ht_info->extension_chan_offset =
  6741. ht_info_ap->extension_chan_offset;
  6742. ht_info->tx_chan_width = ht_info_ap->tx_chan_width;
  6743. ht_info->operating_mode = ht_info_ap->operating_mode;
  6744. }
  6745. if (ht_extra) {
  6746. extra_param_info.val = ht_extra->ht_param;
  6747. ht_info->control_channel = ht_extra->control_chan;
  6748. ht_info->extension_chan_offset =
  6749. extra_param_info.ext_chan_offset;
  6750. ht_info->tx_chan_width = extra_param_info.tx_chan_width;
  6751. op_mode.val = (u16)
  6752. le16_to_cpu(ht_extra->operation_mode);
  6753. ht_info->operating_mode = op_mode.op_mode;
  6754. IWL_DEBUG_MAC80211("control channel %d\n",
  6755. ht_extra->control_chan);
  6756. }
  6757. } else
  6758. ht_info->is_ht = 0;
  6759. IWL_DEBUG_MAC80211("leave\n");
  6760. return 0;
  6761. }
  6762. static int iwl_mac_conf_ht(struct ieee80211_hw *hw,
  6763. struct ieee80211_ht_capability *ht_cap,
  6764. struct ieee80211_ht_additional_info *ht_extra)
  6765. {
  6766. struct iwl_priv *priv = hw->priv;
  6767. int rs;
  6768. IWL_DEBUG_MAC80211("enter: \n");
  6769. rs = sta_ht_info_init(ht_cap, ht_extra, NULL, &priv->current_assoc_ht);
  6770. iwl4965_set_rxon_chain(priv);
  6771. if (priv && priv->assoc_id &&
  6772. (priv->iw_mode == IEEE80211_IF_TYPE_STA)) {
  6773. unsigned long flags;
  6774. spin_lock_irqsave(&priv->lock, flags);
  6775. if (priv->beacon_int)
  6776. queue_work(priv->workqueue, &priv->post_associate.work);
  6777. else
  6778. priv->call_post_assoc_from_beacon = 1;
  6779. spin_unlock_irqrestore(&priv->lock, flags);
  6780. }
  6781. IWL_DEBUG_MAC80211("leave: control channel %d\n",
  6782. ht_extra->control_chan);
  6783. return rs;
  6784. }
  6785. static void iwl_set_ht_capab(struct ieee80211_hw *hw,
  6786. struct ieee80211_ht_capability *ht_cap,
  6787. u8 use_wide_chan)
  6788. {
  6789. union ht_cap_info cap;
  6790. union ht_param_info param_info;
  6791. memset(&cap, 0, sizeof(union ht_cap_info));
  6792. memset(&param_info, 0, sizeof(union ht_param_info));
  6793. cap.maximal_amsdu_size = HT_IE_MAX_AMSDU_SIZE_4K;
  6794. cap.green_field = 1;
  6795. cap.short_GI20 = 1;
  6796. cap.short_GI40 = 1;
  6797. cap.supported_chan_width_set = use_wide_chan;
  6798. cap.mimo_power_save_mode = 0x3;
  6799. param_info.max_rx_ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  6800. param_info.mpdu_density = CFG_HT_MPDU_DENSITY_DEF;
  6801. ht_cap->capabilities_info = (__le16) cpu_to_le16(cap.val);
  6802. ht_cap->mac_ht_params_info = (u8) param_info.val;
  6803. ht_cap->supported_mcs_set[0] = 0xff;
  6804. ht_cap->supported_mcs_set[1] = 0xff;
  6805. ht_cap->supported_mcs_set[4] =
  6806. (cap.supported_chan_width_set) ? 0x1: 0x0;
  6807. }
  6808. static void iwl_mac_get_ht_capab(struct ieee80211_hw *hw,
  6809. struct ieee80211_ht_capability *ht_cap)
  6810. {
  6811. u8 use_wide_channel = 1;
  6812. struct iwl_priv *priv = hw->priv;
  6813. IWL_DEBUG_MAC80211("enter: \n");
  6814. if (priv->channel_width != IWL_CHANNEL_WIDTH_40MHZ)
  6815. use_wide_channel = 0;
  6816. /* no fat tx allowed on 2.4GHZ */
  6817. if (priv->phymode != MODE_IEEE80211A)
  6818. use_wide_channel = 0;
  6819. iwl_set_ht_capab(hw, ht_cap, use_wide_channel);
  6820. IWL_DEBUG_MAC80211("leave: \n");
  6821. }
  6822. #endif /*CONFIG_IWLWIFI_HT*/
  6823. /*****************************************************************************
  6824. *
  6825. * sysfs attributes
  6826. *
  6827. *****************************************************************************/
  6828. #ifdef CONFIG_IWLWIFI_DEBUG
  6829. /*
  6830. * The following adds a new attribute to the sysfs representation
  6831. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  6832. * used for controlling the debug level.
  6833. *
  6834. * See the level definitions in iwl for details.
  6835. */
  6836. static ssize_t show_debug_level(struct device_driver *d, char *buf)
  6837. {
  6838. return sprintf(buf, "0x%08X\n", iwl_debug_level);
  6839. }
  6840. static ssize_t store_debug_level(struct device_driver *d,
  6841. const char *buf, size_t count)
  6842. {
  6843. char *p = (char *)buf;
  6844. u32 val;
  6845. val = simple_strtoul(p, &p, 0);
  6846. if (p == buf)
  6847. printk(KERN_INFO DRV_NAME
  6848. ": %s is not in hex or decimal form.\n", buf);
  6849. else
  6850. iwl_debug_level = val;
  6851. return strnlen(buf, count);
  6852. }
  6853. static DRIVER_ATTR(debug_level, S_IWUSR | S_IRUGO,
  6854. show_debug_level, store_debug_level);
  6855. #endif /* CONFIG_IWLWIFI_DEBUG */
  6856. static ssize_t show_rf_kill(struct device *d,
  6857. struct device_attribute *attr, char *buf)
  6858. {
  6859. /*
  6860. * 0 - RF kill not enabled
  6861. * 1 - SW based RF kill active (sysfs)
  6862. * 2 - HW based RF kill active
  6863. * 3 - Both HW and SW based RF kill active
  6864. */
  6865. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6866. int val = (test_bit(STATUS_RF_KILL_SW, &priv->status) ? 0x1 : 0x0) |
  6867. (test_bit(STATUS_RF_KILL_HW, &priv->status) ? 0x2 : 0x0);
  6868. return sprintf(buf, "%i\n", val);
  6869. }
  6870. static ssize_t store_rf_kill(struct device *d,
  6871. struct device_attribute *attr,
  6872. const char *buf, size_t count)
  6873. {
  6874. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6875. mutex_lock(&priv->mutex);
  6876. iwl_radio_kill_sw(priv, buf[0] == '1');
  6877. mutex_unlock(&priv->mutex);
  6878. return count;
  6879. }
  6880. static DEVICE_ATTR(rf_kill, S_IWUSR | S_IRUGO, show_rf_kill, store_rf_kill);
  6881. static ssize_t show_temperature(struct device *d,
  6882. struct device_attribute *attr, char *buf)
  6883. {
  6884. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6885. if (!iwl_is_alive(priv))
  6886. return -EAGAIN;
  6887. return sprintf(buf, "%d\n", iwl_hw_get_temperature(priv));
  6888. }
  6889. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  6890. static ssize_t show_rs_window(struct device *d,
  6891. struct device_attribute *attr,
  6892. char *buf)
  6893. {
  6894. struct iwl_priv *priv = d->driver_data;
  6895. return iwl_fill_rs_info(priv->hw, buf, IWL_AP_ID);
  6896. }
  6897. static DEVICE_ATTR(rs_window, S_IRUGO, show_rs_window, NULL);
  6898. static ssize_t show_tx_power(struct device *d,
  6899. struct device_attribute *attr, char *buf)
  6900. {
  6901. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6902. return sprintf(buf, "%d\n", priv->user_txpower_limit);
  6903. }
  6904. static ssize_t store_tx_power(struct device *d,
  6905. struct device_attribute *attr,
  6906. const char *buf, size_t count)
  6907. {
  6908. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6909. char *p = (char *)buf;
  6910. u32 val;
  6911. val = simple_strtoul(p, &p, 10);
  6912. if (p == buf)
  6913. printk(KERN_INFO DRV_NAME
  6914. ": %s is not in decimal form.\n", buf);
  6915. else
  6916. iwl_hw_reg_set_txpower(priv, val);
  6917. return count;
  6918. }
  6919. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  6920. static ssize_t show_flags(struct device *d,
  6921. struct device_attribute *attr, char *buf)
  6922. {
  6923. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6924. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  6925. }
  6926. static ssize_t store_flags(struct device *d,
  6927. struct device_attribute *attr,
  6928. const char *buf, size_t count)
  6929. {
  6930. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6931. u32 flags = simple_strtoul(buf, NULL, 0);
  6932. mutex_lock(&priv->mutex);
  6933. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  6934. /* Cancel any currently running scans... */
  6935. if (iwl_scan_cancel_timeout(priv, 100))
  6936. IWL_WARNING("Could not cancel scan.\n");
  6937. else {
  6938. IWL_DEBUG_INFO("Committing rxon.flags = 0x%04X\n",
  6939. flags);
  6940. priv->staging_rxon.flags = cpu_to_le32(flags);
  6941. iwl_commit_rxon(priv);
  6942. }
  6943. }
  6944. mutex_unlock(&priv->mutex);
  6945. return count;
  6946. }
  6947. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  6948. static ssize_t show_filter_flags(struct device *d,
  6949. struct device_attribute *attr, char *buf)
  6950. {
  6951. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6952. return sprintf(buf, "0x%04X\n",
  6953. le32_to_cpu(priv->active_rxon.filter_flags));
  6954. }
  6955. static ssize_t store_filter_flags(struct device *d,
  6956. struct device_attribute *attr,
  6957. const char *buf, size_t count)
  6958. {
  6959. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6960. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  6961. mutex_lock(&priv->mutex);
  6962. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  6963. /* Cancel any currently running scans... */
  6964. if (iwl_scan_cancel_timeout(priv, 100))
  6965. IWL_WARNING("Could not cancel scan.\n");
  6966. else {
  6967. IWL_DEBUG_INFO("Committing rxon.filter_flags = "
  6968. "0x%04X\n", filter_flags);
  6969. priv->staging_rxon.filter_flags =
  6970. cpu_to_le32(filter_flags);
  6971. iwl_commit_rxon(priv);
  6972. }
  6973. }
  6974. mutex_unlock(&priv->mutex);
  6975. return count;
  6976. }
  6977. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  6978. store_filter_flags);
  6979. static ssize_t show_tune(struct device *d,
  6980. struct device_attribute *attr, char *buf)
  6981. {
  6982. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6983. return sprintf(buf, "0x%04X\n",
  6984. (priv->phymode << 8) |
  6985. le16_to_cpu(priv->active_rxon.channel));
  6986. }
  6987. static void iwl_set_flags_for_phymode(struct iwl_priv *priv, u8 phymode);
  6988. static ssize_t store_tune(struct device *d,
  6989. struct device_attribute *attr,
  6990. const char *buf, size_t count)
  6991. {
  6992. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  6993. char *p = (char *)buf;
  6994. u16 tune = simple_strtoul(p, &p, 0);
  6995. u8 phymode = (tune >> 8) & 0xff;
  6996. u16 channel = tune & 0xff;
  6997. IWL_DEBUG_INFO("Tune request to:%d channel:%d\n", phymode, channel);
  6998. mutex_lock(&priv->mutex);
  6999. if ((le16_to_cpu(priv->staging_rxon.channel) != channel) ||
  7000. (priv->phymode != phymode)) {
  7001. const struct iwl_channel_info *ch_info;
  7002. ch_info = iwl_get_channel_info(priv, phymode, channel);
  7003. if (!ch_info) {
  7004. IWL_WARNING("Requested invalid phymode/channel "
  7005. "combination: %d %d\n", phymode, channel);
  7006. mutex_unlock(&priv->mutex);
  7007. return -EINVAL;
  7008. }
  7009. /* Cancel any currently running scans... */
  7010. if (iwl_scan_cancel_timeout(priv, 100))
  7011. IWL_WARNING("Could not cancel scan.\n");
  7012. else {
  7013. IWL_DEBUG_INFO("Committing phymode and "
  7014. "rxon.channel = %d %d\n",
  7015. phymode, channel);
  7016. iwl_set_rxon_channel(priv, phymode, channel);
  7017. iwl_set_flags_for_phymode(priv, phymode);
  7018. iwl_set_rate(priv);
  7019. iwl_commit_rxon(priv);
  7020. }
  7021. }
  7022. mutex_unlock(&priv->mutex);
  7023. return count;
  7024. }
  7025. static DEVICE_ATTR(tune, S_IWUSR | S_IRUGO, show_tune, store_tune);
  7026. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  7027. static ssize_t show_measurement(struct device *d,
  7028. struct device_attribute *attr, char *buf)
  7029. {
  7030. struct iwl_priv *priv = dev_get_drvdata(d);
  7031. struct iwl_spectrum_notification measure_report;
  7032. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  7033. u8 *data = (u8 *) & measure_report;
  7034. unsigned long flags;
  7035. spin_lock_irqsave(&priv->lock, flags);
  7036. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  7037. spin_unlock_irqrestore(&priv->lock, flags);
  7038. return 0;
  7039. }
  7040. memcpy(&measure_report, &priv->measure_report, size);
  7041. priv->measurement_status = 0;
  7042. spin_unlock_irqrestore(&priv->lock, flags);
  7043. while (size && (PAGE_SIZE - len)) {
  7044. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  7045. PAGE_SIZE - len, 1);
  7046. len = strlen(buf);
  7047. if (PAGE_SIZE - len)
  7048. buf[len++] = '\n';
  7049. ofs += 16;
  7050. size -= min(size, 16U);
  7051. }
  7052. return len;
  7053. }
  7054. static ssize_t store_measurement(struct device *d,
  7055. struct device_attribute *attr,
  7056. const char *buf, size_t count)
  7057. {
  7058. struct iwl_priv *priv = dev_get_drvdata(d);
  7059. struct ieee80211_measurement_params params = {
  7060. .channel = le16_to_cpu(priv->active_rxon.channel),
  7061. .start_time = cpu_to_le64(priv->last_tsf),
  7062. .duration = cpu_to_le16(1),
  7063. };
  7064. u8 type = IWL_MEASURE_BASIC;
  7065. u8 buffer[32];
  7066. u8 channel;
  7067. if (count) {
  7068. char *p = buffer;
  7069. strncpy(buffer, buf, min(sizeof(buffer), count));
  7070. channel = simple_strtoul(p, NULL, 0);
  7071. if (channel)
  7072. params.channel = channel;
  7073. p = buffer;
  7074. while (*p && *p != ' ')
  7075. p++;
  7076. if (*p)
  7077. type = simple_strtoul(p + 1, NULL, 0);
  7078. }
  7079. IWL_DEBUG_INFO("Invoking measurement of type %d on "
  7080. "channel %d (for '%s')\n", type, params.channel, buf);
  7081. iwl_get_measurement(priv, &params, type);
  7082. return count;
  7083. }
  7084. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  7085. show_measurement, store_measurement);
  7086. #endif /* CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT */
  7087. static ssize_t store_retry_rate(struct device *d,
  7088. struct device_attribute *attr,
  7089. const char *buf, size_t count)
  7090. {
  7091. struct iwl_priv *priv = dev_get_drvdata(d);
  7092. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  7093. if (priv->retry_rate <= 0)
  7094. priv->retry_rate = 1;
  7095. return count;
  7096. }
  7097. static ssize_t show_retry_rate(struct device *d,
  7098. struct device_attribute *attr, char *buf)
  7099. {
  7100. struct iwl_priv *priv = dev_get_drvdata(d);
  7101. return sprintf(buf, "%d", priv->retry_rate);
  7102. }
  7103. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  7104. store_retry_rate);
  7105. static ssize_t store_power_level(struct device *d,
  7106. struct device_attribute *attr,
  7107. const char *buf, size_t count)
  7108. {
  7109. struct iwl_priv *priv = dev_get_drvdata(d);
  7110. int rc;
  7111. int mode;
  7112. mode = simple_strtoul(buf, NULL, 0);
  7113. mutex_lock(&priv->mutex);
  7114. if (!iwl_is_ready(priv)) {
  7115. rc = -EAGAIN;
  7116. goto out;
  7117. }
  7118. if ((mode < 1) || (mode > IWL_POWER_LIMIT) || (mode == IWL_POWER_AC))
  7119. mode = IWL_POWER_AC;
  7120. else
  7121. mode |= IWL_POWER_ENABLED;
  7122. if (mode != priv->power_mode) {
  7123. rc = iwl_send_power_mode(priv, IWL_POWER_LEVEL(mode));
  7124. if (rc) {
  7125. IWL_DEBUG_MAC80211("failed setting power mode.\n");
  7126. goto out;
  7127. }
  7128. priv->power_mode = mode;
  7129. }
  7130. rc = count;
  7131. out:
  7132. mutex_unlock(&priv->mutex);
  7133. return rc;
  7134. }
  7135. #define MAX_WX_STRING 80
  7136. /* Values are in microsecond */
  7137. static const s32 timeout_duration[] = {
  7138. 350000,
  7139. 250000,
  7140. 75000,
  7141. 37000,
  7142. 25000,
  7143. };
  7144. static const s32 period_duration[] = {
  7145. 400000,
  7146. 700000,
  7147. 1000000,
  7148. 1000000,
  7149. 1000000
  7150. };
  7151. static ssize_t show_power_level(struct device *d,
  7152. struct device_attribute *attr, char *buf)
  7153. {
  7154. struct iwl_priv *priv = dev_get_drvdata(d);
  7155. int level = IWL_POWER_LEVEL(priv->power_mode);
  7156. char *p = buf;
  7157. p += sprintf(p, "%d ", level);
  7158. switch (level) {
  7159. case IWL_POWER_MODE_CAM:
  7160. case IWL_POWER_AC:
  7161. p += sprintf(p, "(AC)");
  7162. break;
  7163. case IWL_POWER_BATTERY:
  7164. p += sprintf(p, "(BATTERY)");
  7165. break;
  7166. default:
  7167. p += sprintf(p,
  7168. "(Timeout %dms, Period %dms)",
  7169. timeout_duration[level - 1] / 1000,
  7170. period_duration[level - 1] / 1000);
  7171. }
  7172. if (!(priv->power_mode & IWL_POWER_ENABLED))
  7173. p += sprintf(p, " OFF\n");
  7174. else
  7175. p += sprintf(p, " \n");
  7176. return (p - buf + 1);
  7177. }
  7178. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  7179. store_power_level);
  7180. static ssize_t show_channels(struct device *d,
  7181. struct device_attribute *attr, char *buf)
  7182. {
  7183. struct iwl_priv *priv = dev_get_drvdata(d);
  7184. int len = 0, i;
  7185. struct ieee80211_channel *channels = NULL;
  7186. const struct ieee80211_hw_mode *hw_mode = NULL;
  7187. int count = 0;
  7188. if (!iwl_is_ready(priv))
  7189. return -EAGAIN;
  7190. hw_mode = iwl_get_hw_mode(priv, MODE_IEEE80211G);
  7191. if (!hw_mode)
  7192. hw_mode = iwl_get_hw_mode(priv, MODE_IEEE80211B);
  7193. if (hw_mode) {
  7194. channels = hw_mode->channels;
  7195. count = hw_mode->num_channels;
  7196. }
  7197. len +=
  7198. sprintf(&buf[len],
  7199. "Displaying %d channels in 2.4GHz band "
  7200. "(802.11bg):\n", count);
  7201. for (i = 0; i < count; i++)
  7202. len += sprintf(&buf[len], "%d: %ddBm: BSS%s%s, %s.\n",
  7203. channels[i].chan,
  7204. channels[i].power_level,
  7205. channels[i].
  7206. flag & IEEE80211_CHAN_W_RADAR_DETECT ?
  7207. " (IEEE 802.11h required)" : "",
  7208. (!(channels[i].flag & IEEE80211_CHAN_W_IBSS)
  7209. || (channels[i].
  7210. flag &
  7211. IEEE80211_CHAN_W_RADAR_DETECT)) ? "" :
  7212. ", IBSS",
  7213. channels[i].
  7214. flag & IEEE80211_CHAN_W_ACTIVE_SCAN ?
  7215. "active/passive" : "passive only");
  7216. hw_mode = iwl_get_hw_mode(priv, MODE_IEEE80211A);
  7217. if (hw_mode) {
  7218. channels = hw_mode->channels;
  7219. count = hw_mode->num_channels;
  7220. } else {
  7221. channels = NULL;
  7222. count = 0;
  7223. }
  7224. len += sprintf(&buf[len], "Displaying %d channels in 5.2GHz band "
  7225. "(802.11a):\n", count);
  7226. for (i = 0; i < count; i++)
  7227. len += sprintf(&buf[len], "%d: %ddBm: BSS%s%s, %s.\n",
  7228. channels[i].chan,
  7229. channels[i].power_level,
  7230. channels[i].
  7231. flag & IEEE80211_CHAN_W_RADAR_DETECT ?
  7232. " (IEEE 802.11h required)" : "",
  7233. (!(channels[i].flag & IEEE80211_CHAN_W_IBSS)
  7234. || (channels[i].
  7235. flag &
  7236. IEEE80211_CHAN_W_RADAR_DETECT)) ? "" :
  7237. ", IBSS",
  7238. channels[i].
  7239. flag & IEEE80211_CHAN_W_ACTIVE_SCAN ?
  7240. "active/passive" : "passive only");
  7241. return len;
  7242. }
  7243. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  7244. static ssize_t show_statistics(struct device *d,
  7245. struct device_attribute *attr, char *buf)
  7246. {
  7247. struct iwl_priv *priv = dev_get_drvdata(d);
  7248. u32 size = sizeof(struct iwl_notif_statistics);
  7249. u32 len = 0, ofs = 0;
  7250. u8 *data = (u8 *) & priv->statistics;
  7251. int rc = 0;
  7252. if (!iwl_is_alive(priv))
  7253. return -EAGAIN;
  7254. mutex_lock(&priv->mutex);
  7255. rc = iwl_send_statistics_request(priv);
  7256. mutex_unlock(&priv->mutex);
  7257. if (rc) {
  7258. len = sprintf(buf,
  7259. "Error sending statistics request: 0x%08X\n", rc);
  7260. return len;
  7261. }
  7262. while (size && (PAGE_SIZE - len)) {
  7263. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  7264. PAGE_SIZE - len, 1);
  7265. len = strlen(buf);
  7266. if (PAGE_SIZE - len)
  7267. buf[len++] = '\n';
  7268. ofs += 16;
  7269. size -= min(size, 16U);
  7270. }
  7271. return len;
  7272. }
  7273. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  7274. static ssize_t show_antenna(struct device *d,
  7275. struct device_attribute *attr, char *buf)
  7276. {
  7277. struct iwl_priv *priv = dev_get_drvdata(d);
  7278. if (!iwl_is_alive(priv))
  7279. return -EAGAIN;
  7280. return sprintf(buf, "%d\n", priv->antenna);
  7281. }
  7282. static ssize_t store_antenna(struct device *d,
  7283. struct device_attribute *attr,
  7284. const char *buf, size_t count)
  7285. {
  7286. int ant;
  7287. struct iwl_priv *priv = dev_get_drvdata(d);
  7288. if (count == 0)
  7289. return 0;
  7290. if (sscanf(buf, "%1i", &ant) != 1) {
  7291. IWL_DEBUG_INFO("not in hex or decimal form.\n");
  7292. return count;
  7293. }
  7294. if ((ant >= 0) && (ant <= 2)) {
  7295. IWL_DEBUG_INFO("Setting antenna select to %d.\n", ant);
  7296. priv->antenna = (enum iwl_antenna)ant;
  7297. } else
  7298. IWL_DEBUG_INFO("Bad antenna select value %d.\n", ant);
  7299. return count;
  7300. }
  7301. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  7302. static ssize_t show_status(struct device *d,
  7303. struct device_attribute *attr, char *buf)
  7304. {
  7305. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  7306. if (!iwl_is_alive(priv))
  7307. return -EAGAIN;
  7308. return sprintf(buf, "0x%08x\n", (int)priv->status);
  7309. }
  7310. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  7311. static ssize_t dump_error_log(struct device *d,
  7312. struct device_attribute *attr,
  7313. const char *buf, size_t count)
  7314. {
  7315. char *p = (char *)buf;
  7316. if (p[0] == '1')
  7317. iwl_dump_nic_error_log((struct iwl_priv *)d->driver_data);
  7318. return strnlen(buf, count);
  7319. }
  7320. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  7321. static ssize_t dump_event_log(struct device *d,
  7322. struct device_attribute *attr,
  7323. const char *buf, size_t count)
  7324. {
  7325. char *p = (char *)buf;
  7326. if (p[0] == '1')
  7327. iwl_dump_nic_event_log((struct iwl_priv *)d->driver_data);
  7328. return strnlen(buf, count);
  7329. }
  7330. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  7331. /*****************************************************************************
  7332. *
  7333. * driver setup and teardown
  7334. *
  7335. *****************************************************************************/
  7336. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  7337. {
  7338. priv->workqueue = create_workqueue(DRV_NAME);
  7339. init_waitqueue_head(&priv->wait_command_queue);
  7340. INIT_WORK(&priv->up, iwl_bg_up);
  7341. INIT_WORK(&priv->restart, iwl_bg_restart);
  7342. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  7343. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  7344. INIT_WORK(&priv->request_scan, iwl_bg_request_scan);
  7345. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  7346. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  7347. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  7348. INIT_DELAYED_WORK(&priv->post_associate, iwl_bg_post_associate);
  7349. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  7350. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  7351. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  7352. iwl_hw_setup_deferred_work(priv);
  7353. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  7354. iwl_irq_tasklet, (unsigned long)priv);
  7355. }
  7356. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  7357. {
  7358. iwl_hw_cancel_deferred_work(priv);
  7359. cancel_delayed_work(&priv->scan_check);
  7360. cancel_delayed_work(&priv->alive_start);
  7361. cancel_delayed_work(&priv->post_associate);
  7362. cancel_work_sync(&priv->beacon_update);
  7363. }
  7364. static struct attribute *iwl_sysfs_entries[] = {
  7365. &dev_attr_antenna.attr,
  7366. &dev_attr_channels.attr,
  7367. &dev_attr_dump_errors.attr,
  7368. &dev_attr_dump_events.attr,
  7369. &dev_attr_flags.attr,
  7370. &dev_attr_filter_flags.attr,
  7371. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  7372. &dev_attr_measurement.attr,
  7373. #endif
  7374. &dev_attr_power_level.attr,
  7375. &dev_attr_retry_rate.attr,
  7376. &dev_attr_rf_kill.attr,
  7377. &dev_attr_rs_window.attr,
  7378. &dev_attr_statistics.attr,
  7379. &dev_attr_status.attr,
  7380. &dev_attr_temperature.attr,
  7381. &dev_attr_tune.attr,
  7382. &dev_attr_tx_power.attr,
  7383. NULL
  7384. };
  7385. static struct attribute_group iwl_attribute_group = {
  7386. .name = NULL, /* put in device directory */
  7387. .attrs = iwl_sysfs_entries,
  7388. };
  7389. static struct ieee80211_ops iwl_hw_ops = {
  7390. .tx = iwl_mac_tx,
  7391. .start = iwl_mac_start,
  7392. .stop = iwl_mac_stop,
  7393. .add_interface = iwl_mac_add_interface,
  7394. .remove_interface = iwl_mac_remove_interface,
  7395. .config = iwl_mac_config,
  7396. .config_interface = iwl_mac_config_interface,
  7397. .configure_filter = iwl_configure_filter,
  7398. .set_key = iwl_mac_set_key,
  7399. .get_stats = iwl_mac_get_stats,
  7400. .get_tx_stats = iwl_mac_get_tx_stats,
  7401. .conf_tx = iwl_mac_conf_tx,
  7402. .get_tsf = iwl_mac_get_tsf,
  7403. .reset_tsf = iwl_mac_reset_tsf,
  7404. .beacon_update = iwl_mac_beacon_update,
  7405. #ifdef CONFIG_IWLWIFI_HT
  7406. .conf_ht = iwl_mac_conf_ht,
  7407. .get_ht_capab = iwl_mac_get_ht_capab,
  7408. #ifdef CONFIG_IWLWIFI_HT_AGG
  7409. .ht_tx_agg_start = iwl_mac_ht_tx_agg_start,
  7410. .ht_tx_agg_stop = iwl_mac_ht_tx_agg_stop,
  7411. .ht_rx_agg_start = iwl_mac_ht_rx_agg_start,
  7412. .ht_rx_agg_stop = iwl_mac_ht_rx_agg_stop,
  7413. #endif /* CONFIG_IWLWIFI_HT_AGG */
  7414. #endif /* CONFIG_IWLWIFI_HT */
  7415. .hw_scan = iwl_mac_hw_scan
  7416. };
  7417. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  7418. {
  7419. int err = 0;
  7420. struct iwl_priv *priv;
  7421. struct ieee80211_hw *hw;
  7422. int i;
  7423. if (iwl_param_disable_hw_scan) {
  7424. IWL_DEBUG_INFO("Disabling hw_scan\n");
  7425. iwl_hw_ops.hw_scan = NULL;
  7426. }
  7427. if ((iwl_param_queues_num > IWL_MAX_NUM_QUEUES) ||
  7428. (iwl_param_queues_num < IWL_MIN_NUM_QUEUES)) {
  7429. IWL_ERROR("invalid queues_num, should be between %d and %d\n",
  7430. IWL_MIN_NUM_QUEUES, IWL_MAX_NUM_QUEUES);
  7431. err = -EINVAL;
  7432. goto out;
  7433. }
  7434. /* mac80211 allocates memory for this device instance, including
  7435. * space for this driver's private structure */
  7436. hw = ieee80211_alloc_hw(sizeof(struct iwl_priv), &iwl_hw_ops);
  7437. if (hw == NULL) {
  7438. IWL_ERROR("Can not allocate network device\n");
  7439. err = -ENOMEM;
  7440. goto out;
  7441. }
  7442. SET_IEEE80211_DEV(hw, &pdev->dev);
  7443. IWL_DEBUG_INFO("*** LOAD DRIVER ***\n");
  7444. priv = hw->priv;
  7445. priv->hw = hw;
  7446. priv->pci_dev = pdev;
  7447. priv->antenna = (enum iwl_antenna)iwl_param_antenna;
  7448. #ifdef CONFIG_IWLWIFI_DEBUG
  7449. iwl_debug_level = iwl_param_debug;
  7450. atomic_set(&priv->restrict_refcnt, 0);
  7451. #endif
  7452. priv->retry_rate = 1;
  7453. priv->ibss_beacon = NULL;
  7454. /* Tell mac80211 and its clients (e.g. Wireless Extensions)
  7455. * the range of signal quality values that we'll provide.
  7456. * Negative values for level/noise indicate that we'll provide dBm.
  7457. * For WE, at least, non-0 values here *enable* display of values
  7458. * in app (iwconfig). */
  7459. hw->max_rssi = -20; /* signal level, negative indicates dBm */
  7460. hw->max_noise = -20; /* noise level, negative indicates dBm */
  7461. hw->max_signal = 100; /* link quality indication (%) */
  7462. /* Tell mac80211 our Tx characteristics */
  7463. hw->flags = IEEE80211_HW_HOST_GEN_BEACON_TEMPLATE;
  7464. hw->queues = 4;
  7465. #ifdef CONFIG_IWLWIFI_HT
  7466. #ifdef CONFIG_IWLWIFI_HT_AGG
  7467. hw->queues = 16;
  7468. #endif /* CONFIG_IWLWIFI_HT_AGG */
  7469. #endif /* CONFIG_IWLWIFI_HT */
  7470. spin_lock_init(&priv->lock);
  7471. spin_lock_init(&priv->power_data.lock);
  7472. spin_lock_init(&priv->sta_lock);
  7473. spin_lock_init(&priv->hcmd_lock);
  7474. spin_lock_init(&priv->lq_mngr.lock);
  7475. for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++)
  7476. INIT_LIST_HEAD(&priv->ibss_mac_hash[i]);
  7477. INIT_LIST_HEAD(&priv->free_frames);
  7478. mutex_init(&priv->mutex);
  7479. if (pci_enable_device(pdev)) {
  7480. err = -ENODEV;
  7481. goto out_ieee80211_free_hw;
  7482. }
  7483. pci_set_master(pdev);
  7484. iwl_clear_stations_table(priv);
  7485. priv->data_retry_limit = -1;
  7486. priv->ieee_channels = NULL;
  7487. priv->ieee_rates = NULL;
  7488. priv->phymode = -1;
  7489. err = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
  7490. if (!err)
  7491. err = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
  7492. if (err) {
  7493. printk(KERN_WARNING DRV_NAME ": No suitable DMA available.\n");
  7494. goto out_pci_disable_device;
  7495. }
  7496. pci_set_drvdata(pdev, priv);
  7497. err = pci_request_regions(pdev, DRV_NAME);
  7498. if (err)
  7499. goto out_pci_disable_device;
  7500. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  7501. * PCI Tx retries from interfering with C3 CPU state */
  7502. pci_write_config_byte(pdev, 0x41, 0x00);
  7503. priv->hw_base = pci_iomap(pdev, 0, 0);
  7504. if (!priv->hw_base) {
  7505. err = -ENODEV;
  7506. goto out_pci_release_regions;
  7507. }
  7508. IWL_DEBUG_INFO("pci_resource_len = 0x%08llx\n",
  7509. (unsigned long long) pci_resource_len(pdev, 0));
  7510. IWL_DEBUG_INFO("pci_resource_base = %p\n", priv->hw_base);
  7511. /* Initialize module parameter values here */
  7512. if (iwl_param_disable) {
  7513. set_bit(STATUS_RF_KILL_SW, &priv->status);
  7514. IWL_DEBUG_INFO("Radio disabled.\n");
  7515. }
  7516. priv->iw_mode = IEEE80211_IF_TYPE_STA;
  7517. priv->ps_mode = 0;
  7518. priv->use_ant_b_for_management_frame = 1; /* start with ant B */
  7519. priv->is_ht_enabled = 1;
  7520. priv->channel_width = IWL_CHANNEL_WIDTH_40MHZ;
  7521. priv->valid_antenna = 0x7; /* assume all 3 connected */
  7522. priv->ps_mode = IWL_MIMO_PS_NONE;
  7523. priv->cck_power_index_compensation = iwl_read32(
  7524. priv, CSR_HW_REV_WA_REG);
  7525. iwl4965_set_rxon_chain(priv);
  7526. printk(KERN_INFO DRV_NAME
  7527. ": Detected Intel Wireless WiFi Link 4965AGN\n");
  7528. /* Device-specific setup */
  7529. if (iwl_hw_set_hw_setting(priv)) {
  7530. IWL_ERROR("failed to set hw settings\n");
  7531. mutex_unlock(&priv->mutex);
  7532. goto out_iounmap;
  7533. }
  7534. #ifdef CONFIG_IWLWIFI_QOS
  7535. if (iwl_param_qos_enable)
  7536. priv->qos_data.qos_enable = 1;
  7537. iwl_reset_qos(priv);
  7538. priv->qos_data.qos_active = 0;
  7539. priv->qos_data.qos_cap.val = 0;
  7540. #endif /* CONFIG_IWLWIFI_QOS */
  7541. iwl_set_rxon_channel(priv, MODE_IEEE80211G, 6);
  7542. iwl_setup_deferred_work(priv);
  7543. iwl_setup_rx_handlers(priv);
  7544. priv->rates_mask = IWL_RATES_MASK;
  7545. /* If power management is turned on, default to AC mode */
  7546. priv->power_mode = IWL_POWER_AC;
  7547. priv->user_txpower_limit = IWL_DEFAULT_TX_POWER;
  7548. pci_enable_msi(pdev);
  7549. err = request_irq(pdev->irq, iwl_isr, IRQF_SHARED, DRV_NAME, priv);
  7550. if (err) {
  7551. IWL_ERROR("Error allocating IRQ %d\n", pdev->irq);
  7552. goto out_disable_msi;
  7553. }
  7554. mutex_lock(&priv->mutex);
  7555. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  7556. if (err) {
  7557. IWL_ERROR("failed to create sysfs device attributes\n");
  7558. mutex_unlock(&priv->mutex);
  7559. goto out_release_irq;
  7560. }
  7561. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  7562. * ucode filename and max sizes are card-specific. */
  7563. err = iwl_read_ucode(priv);
  7564. if (err) {
  7565. IWL_ERROR("Could not read microcode: %d\n", err);
  7566. mutex_unlock(&priv->mutex);
  7567. goto out_pci_alloc;
  7568. }
  7569. mutex_unlock(&priv->mutex);
  7570. IWL_DEBUG_INFO("Queing UP work.\n");
  7571. queue_work(priv->workqueue, &priv->up);
  7572. return 0;
  7573. out_pci_alloc:
  7574. iwl_dealloc_ucode_pci(priv);
  7575. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  7576. out_release_irq:
  7577. free_irq(pdev->irq, priv);
  7578. out_disable_msi:
  7579. pci_disable_msi(pdev);
  7580. destroy_workqueue(priv->workqueue);
  7581. priv->workqueue = NULL;
  7582. iwl_unset_hw_setting(priv);
  7583. out_iounmap:
  7584. pci_iounmap(pdev, priv->hw_base);
  7585. out_pci_release_regions:
  7586. pci_release_regions(pdev);
  7587. out_pci_disable_device:
  7588. pci_disable_device(pdev);
  7589. pci_set_drvdata(pdev, NULL);
  7590. out_ieee80211_free_hw:
  7591. ieee80211_free_hw(priv->hw);
  7592. out:
  7593. return err;
  7594. }
  7595. static void iwl_pci_remove(struct pci_dev *pdev)
  7596. {
  7597. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7598. struct list_head *p, *q;
  7599. int i;
  7600. if (!priv)
  7601. return;
  7602. IWL_DEBUG_INFO("*** UNLOAD DRIVER ***\n");
  7603. mutex_lock(&priv->mutex);
  7604. set_bit(STATUS_EXIT_PENDING, &priv->status);
  7605. __iwl_down(priv);
  7606. mutex_unlock(&priv->mutex);
  7607. /* Free MAC hash list for ADHOC */
  7608. for (i = 0; i < IWL_IBSS_MAC_HASH_SIZE; i++) {
  7609. list_for_each_safe(p, q, &priv->ibss_mac_hash[i]) {
  7610. list_del(p);
  7611. kfree(list_entry(p, struct iwl_ibss_seq, list));
  7612. }
  7613. }
  7614. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  7615. iwl_dealloc_ucode_pci(priv);
  7616. if (priv->rxq.bd)
  7617. iwl_rx_queue_free(priv, &priv->rxq);
  7618. iwl_hw_txq_ctx_free(priv);
  7619. iwl_unset_hw_setting(priv);
  7620. iwl_clear_stations_table(priv);
  7621. if (priv->mac80211_registered) {
  7622. ieee80211_unregister_hw(priv->hw);
  7623. iwl_rate_control_unregister(priv->hw);
  7624. }
  7625. /*netif_stop_queue(dev); */
  7626. flush_workqueue(priv->workqueue);
  7627. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  7628. * priv->workqueue... so we can't take down the workqueue
  7629. * until now... */
  7630. destroy_workqueue(priv->workqueue);
  7631. priv->workqueue = NULL;
  7632. free_irq(pdev->irq, priv);
  7633. pci_disable_msi(pdev);
  7634. pci_iounmap(pdev, priv->hw_base);
  7635. pci_release_regions(pdev);
  7636. pci_disable_device(pdev);
  7637. pci_set_drvdata(pdev, NULL);
  7638. kfree(priv->channel_info);
  7639. kfree(priv->ieee_channels);
  7640. kfree(priv->ieee_rates);
  7641. if (priv->ibss_beacon)
  7642. dev_kfree_skb(priv->ibss_beacon);
  7643. ieee80211_free_hw(priv->hw);
  7644. }
  7645. #ifdef CONFIG_PM
  7646. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  7647. {
  7648. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7649. mutex_lock(&priv->mutex);
  7650. set_bit(STATUS_IN_SUSPEND, &priv->status);
  7651. /* Take down the device; powers it off, etc. */
  7652. __iwl_down(priv);
  7653. if (priv->mac80211_registered)
  7654. ieee80211_stop_queues(priv->hw);
  7655. pci_save_state(pdev);
  7656. pci_disable_device(pdev);
  7657. pci_set_power_state(pdev, PCI_D3hot);
  7658. mutex_unlock(&priv->mutex);
  7659. return 0;
  7660. }
  7661. static void iwl_resume(struct iwl_priv *priv)
  7662. {
  7663. unsigned long flags;
  7664. /* The following it a temporary work around due to the
  7665. * suspend / resume not fully initializing the NIC correctly.
  7666. * Without all of the following, resume will not attempt to take
  7667. * down the NIC (it shouldn't really need to) and will just try
  7668. * and bring the NIC back up. However that fails during the
  7669. * ucode verification process. This then causes iwl_down to be
  7670. * called *after* iwl_hw_nic_init() has succeeded -- which
  7671. * then lets the next init sequence succeed. So, we've
  7672. * replicated all of that NIC init code here... */
  7673. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  7674. iwl_hw_nic_init(priv);
  7675. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  7676. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  7677. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  7678. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  7679. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  7680. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  7681. /* tell the device to stop sending interrupts */
  7682. iwl_disable_interrupts(priv);
  7683. spin_lock_irqsave(&priv->lock, flags);
  7684. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  7685. if (!iwl_grab_restricted_access(priv)) {
  7686. iwl_write_restricted_reg(priv, APMG_CLK_DIS_REG,
  7687. APMG_CLK_VAL_DMA_CLK_RQT);
  7688. iwl_release_restricted_access(priv);
  7689. }
  7690. spin_unlock_irqrestore(&priv->lock, flags);
  7691. udelay(5);
  7692. iwl_hw_nic_reset(priv);
  7693. /* Bring the device back up */
  7694. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  7695. queue_work(priv->workqueue, &priv->up);
  7696. }
  7697. static int iwl_pci_resume(struct pci_dev *pdev)
  7698. {
  7699. struct iwl_priv *priv = pci_get_drvdata(pdev);
  7700. int err;
  7701. printk(KERN_INFO "Coming out of suspend...\n");
  7702. mutex_lock(&priv->mutex);
  7703. pci_set_power_state(pdev, PCI_D0);
  7704. err = pci_enable_device(pdev);
  7705. pci_restore_state(pdev);
  7706. /*
  7707. * Suspend/Resume resets the PCI configuration space, so we have to
  7708. * re-disable the RETRY_TIMEOUT register (0x41) to keep PCI Tx retries
  7709. * from interfering with C3 CPU state. pci_restore_state won't help
  7710. * here since it only restores the first 64 bytes pci config header.
  7711. */
  7712. pci_write_config_byte(pdev, 0x41, 0x00);
  7713. iwl_resume(priv);
  7714. mutex_unlock(&priv->mutex);
  7715. return 0;
  7716. }
  7717. #endif /* CONFIG_PM */
  7718. /*****************************************************************************
  7719. *
  7720. * driver and module entry point
  7721. *
  7722. *****************************************************************************/
  7723. static struct pci_driver iwl_driver = {
  7724. .name = DRV_NAME,
  7725. .id_table = iwl_hw_card_ids,
  7726. .probe = iwl_pci_probe,
  7727. .remove = __devexit_p(iwl_pci_remove),
  7728. #ifdef CONFIG_PM
  7729. .suspend = iwl_pci_suspend,
  7730. .resume = iwl_pci_resume,
  7731. #endif
  7732. };
  7733. static int __init iwl_init(void)
  7734. {
  7735. int ret;
  7736. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  7737. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  7738. ret = pci_register_driver(&iwl_driver);
  7739. if (ret) {
  7740. IWL_ERROR("Unable to initialize PCI module\n");
  7741. return ret;
  7742. }
  7743. #ifdef CONFIG_IWLWIFI_DEBUG
  7744. ret = driver_create_file(&iwl_driver.driver, &driver_attr_debug_level);
  7745. if (ret) {
  7746. IWL_ERROR("Unable to create driver sysfs file\n");
  7747. pci_unregister_driver(&iwl_driver);
  7748. return ret;
  7749. }
  7750. #endif
  7751. return ret;
  7752. }
  7753. static void __exit iwl_exit(void)
  7754. {
  7755. #ifdef CONFIG_IWLWIFI_DEBUG
  7756. driver_remove_file(&iwl_driver.driver, &driver_attr_debug_level);
  7757. #endif
  7758. pci_unregister_driver(&iwl_driver);
  7759. }
  7760. module_param_named(antenna, iwl_param_antenna, int, 0444);
  7761. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  7762. module_param_named(disable, iwl_param_disable, int, 0444);
  7763. MODULE_PARM_DESC(disable, "manually disable the radio (default 0 [radio on])");
  7764. module_param_named(hwcrypto, iwl_param_hwcrypto, int, 0444);
  7765. MODULE_PARM_DESC(hwcrypto,
  7766. "using hardware crypto engine (default 0 [software])\n");
  7767. module_param_named(debug, iwl_param_debug, int, 0444);
  7768. MODULE_PARM_DESC(debug, "debug output mask");
  7769. module_param_named(disable_hw_scan, iwl_param_disable_hw_scan, int, 0444);
  7770. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  7771. module_param_named(queues_num, iwl_param_queues_num, int, 0444);
  7772. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  7773. /* QoS */
  7774. module_param_named(qos_enable, iwl_param_qos_enable, int, 0444);
  7775. MODULE_PARM_DESC(qos_enable, "enable all QoS functionality");
  7776. module_exit(iwl_exit);
  7777. module_init(iwl_init);