fsl_soc.c 25 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099
  1. /*
  2. * FSL SoC setup code
  3. *
  4. * Maintained by Kumar Gala (see MAINTAINERS for contact information)
  5. *
  6. * 2006 (c) MontaVista Software, Inc.
  7. * Vitaly Bordug <vbordug@ru.mvista.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. */
  14. #include <linux/stddef.h>
  15. #include <linux/kernel.h>
  16. #include <linux/init.h>
  17. #include <linux/errno.h>
  18. #include <linux/major.h>
  19. #include <linux/delay.h>
  20. #include <linux/irq.h>
  21. #include <linux/module.h>
  22. #include <linux/device.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/phy.h>
  25. #include <linux/fsl_devices.h>
  26. #include <linux/fs_enet_pd.h>
  27. #include <linux/fs_uart_pd.h>
  28. #include <asm/system.h>
  29. #include <asm/atomic.h>
  30. #include <asm/io.h>
  31. #include <asm/irq.h>
  32. #include <asm/time.h>
  33. #include <asm/prom.h>
  34. #include <sysdev/fsl_soc.h>
  35. #include <mm/mmu_decl.h>
  36. #include <asm/cpm2.h>
  37. extern void init_fcc_ioports(struct fs_platform_info*);
  38. extern void init_fec_ioports(struct fs_platform_info*);
  39. extern void init_smc_ioports(struct fs_uart_platform_info*);
  40. static phys_addr_t immrbase = -1;
  41. phys_addr_t get_immrbase(void)
  42. {
  43. struct device_node *soc;
  44. if (immrbase != -1)
  45. return immrbase;
  46. soc = of_find_node_by_type(NULL, "soc");
  47. if (soc) {
  48. unsigned int size;
  49. const void *prop = get_property(soc, "reg", &size);
  50. if (prop)
  51. immrbase = of_translate_address(soc, prop);
  52. of_node_put(soc);
  53. };
  54. return immrbase;
  55. }
  56. EXPORT_SYMBOL(get_immrbase);
  57. #if defined(CONFIG_CPM2) || defined(CONFIG_8xx)
  58. static u32 brgfreq = -1;
  59. u32 get_brgfreq(void)
  60. {
  61. struct device_node *node;
  62. if (brgfreq != -1)
  63. return brgfreq;
  64. node = of_find_node_by_type(NULL, "cpm");
  65. if (node) {
  66. unsigned int size;
  67. const unsigned int *prop = get_property(node, "brg-frequency",
  68. &size);
  69. if (prop)
  70. brgfreq = *prop;
  71. of_node_put(node);
  72. };
  73. return brgfreq;
  74. }
  75. EXPORT_SYMBOL(get_brgfreq);
  76. static u32 fs_baudrate = -1;
  77. u32 get_baudrate(void)
  78. {
  79. struct device_node *node;
  80. if (fs_baudrate != -1)
  81. return fs_baudrate;
  82. node = of_find_node_by_type(NULL, "serial");
  83. if (node) {
  84. unsigned int size;
  85. const unsigned int *prop = get_property(node, "current-speed",
  86. &size);
  87. if (prop)
  88. fs_baudrate = *prop;
  89. of_node_put(node);
  90. };
  91. return fs_baudrate;
  92. }
  93. EXPORT_SYMBOL(get_baudrate);
  94. #endif /* CONFIG_CPM2 */
  95. static int __init gfar_mdio_of_init(void)
  96. {
  97. struct device_node *np;
  98. unsigned int i;
  99. struct platform_device *mdio_dev;
  100. struct resource res;
  101. int ret;
  102. for (np = NULL, i = 0;
  103. (np = of_find_compatible_node(np, "mdio", "gianfar")) != NULL;
  104. i++) {
  105. int k;
  106. struct device_node *child = NULL;
  107. struct gianfar_mdio_data mdio_data;
  108. memset(&res, 0, sizeof(res));
  109. memset(&mdio_data, 0, sizeof(mdio_data));
  110. ret = of_address_to_resource(np, 0, &res);
  111. if (ret)
  112. goto err;
  113. mdio_dev =
  114. platform_device_register_simple("fsl-gianfar_mdio",
  115. res.start, &res, 1);
  116. if (IS_ERR(mdio_dev)) {
  117. ret = PTR_ERR(mdio_dev);
  118. goto err;
  119. }
  120. for (k = 0; k < 32; k++)
  121. mdio_data.irq[k] = PHY_POLL;
  122. while ((child = of_get_next_child(np, child)) != NULL) {
  123. int irq = irq_of_parse_and_map(child, 0);
  124. if (irq != NO_IRQ) {
  125. const u32 *id = get_property(child, "reg", NULL);
  126. mdio_data.irq[*id] = irq;
  127. }
  128. }
  129. ret =
  130. platform_device_add_data(mdio_dev, &mdio_data,
  131. sizeof(struct gianfar_mdio_data));
  132. if (ret)
  133. goto unreg;
  134. }
  135. return 0;
  136. unreg:
  137. platform_device_unregister(mdio_dev);
  138. err:
  139. return ret;
  140. }
  141. arch_initcall(gfar_mdio_of_init);
  142. static const char *gfar_tx_intr = "tx";
  143. static const char *gfar_rx_intr = "rx";
  144. static const char *gfar_err_intr = "error";
  145. static int __init gfar_of_init(void)
  146. {
  147. struct device_node *np;
  148. unsigned int i;
  149. struct platform_device *gfar_dev;
  150. struct resource res;
  151. int ret;
  152. for (np = NULL, i = 0;
  153. (np = of_find_compatible_node(np, "network", "gianfar")) != NULL;
  154. i++) {
  155. struct resource r[4];
  156. struct device_node *phy, *mdio;
  157. struct gianfar_platform_data gfar_data;
  158. const unsigned int *id;
  159. const char *model;
  160. const void *mac_addr;
  161. const phandle *ph;
  162. int n_res = 2;
  163. memset(r, 0, sizeof(r));
  164. memset(&gfar_data, 0, sizeof(gfar_data));
  165. ret = of_address_to_resource(np, 0, &r[0]);
  166. if (ret)
  167. goto err;
  168. of_irq_to_resource(np, 0, &r[1]);
  169. model = get_property(np, "model", NULL);
  170. /* If we aren't the FEC we have multiple interrupts */
  171. if (model && strcasecmp(model, "FEC")) {
  172. r[1].name = gfar_tx_intr;
  173. r[2].name = gfar_rx_intr;
  174. of_irq_to_resource(np, 1, &r[2]);
  175. r[3].name = gfar_err_intr;
  176. of_irq_to_resource(np, 2, &r[3]);
  177. n_res += 2;
  178. }
  179. gfar_dev =
  180. platform_device_register_simple("fsl-gianfar", i, &r[0],
  181. n_res);
  182. if (IS_ERR(gfar_dev)) {
  183. ret = PTR_ERR(gfar_dev);
  184. goto err;
  185. }
  186. mac_addr = of_get_mac_address(np);
  187. if (mac_addr)
  188. memcpy(gfar_data.mac_addr, mac_addr, 6);
  189. if (model && !strcasecmp(model, "TSEC"))
  190. gfar_data.device_flags =
  191. FSL_GIANFAR_DEV_HAS_GIGABIT |
  192. FSL_GIANFAR_DEV_HAS_COALESCE |
  193. FSL_GIANFAR_DEV_HAS_RMON |
  194. FSL_GIANFAR_DEV_HAS_MULTI_INTR;
  195. if (model && !strcasecmp(model, "eTSEC"))
  196. gfar_data.device_flags =
  197. FSL_GIANFAR_DEV_HAS_GIGABIT |
  198. FSL_GIANFAR_DEV_HAS_COALESCE |
  199. FSL_GIANFAR_DEV_HAS_RMON |
  200. FSL_GIANFAR_DEV_HAS_MULTI_INTR |
  201. FSL_GIANFAR_DEV_HAS_CSUM |
  202. FSL_GIANFAR_DEV_HAS_VLAN |
  203. FSL_GIANFAR_DEV_HAS_EXTENDED_HASH;
  204. ph = get_property(np, "phy-handle", NULL);
  205. phy = of_find_node_by_phandle(*ph);
  206. if (phy == NULL) {
  207. ret = -ENODEV;
  208. goto unreg;
  209. }
  210. mdio = of_get_parent(phy);
  211. id = get_property(phy, "reg", NULL);
  212. ret = of_address_to_resource(mdio, 0, &res);
  213. if (ret) {
  214. of_node_put(phy);
  215. of_node_put(mdio);
  216. goto unreg;
  217. }
  218. gfar_data.phy_id = *id;
  219. gfar_data.bus_id = res.start;
  220. of_node_put(phy);
  221. of_node_put(mdio);
  222. ret =
  223. platform_device_add_data(gfar_dev, &gfar_data,
  224. sizeof(struct
  225. gianfar_platform_data));
  226. if (ret)
  227. goto unreg;
  228. }
  229. return 0;
  230. unreg:
  231. platform_device_unregister(gfar_dev);
  232. err:
  233. return ret;
  234. }
  235. arch_initcall(gfar_of_init);
  236. static int __init fsl_i2c_of_init(void)
  237. {
  238. struct device_node *np;
  239. unsigned int i;
  240. struct platform_device *i2c_dev;
  241. int ret;
  242. for (np = NULL, i = 0;
  243. (np = of_find_compatible_node(np, "i2c", "fsl-i2c")) != NULL;
  244. i++) {
  245. struct resource r[2];
  246. struct fsl_i2c_platform_data i2c_data;
  247. const unsigned char *flags = NULL;
  248. memset(&r, 0, sizeof(r));
  249. memset(&i2c_data, 0, sizeof(i2c_data));
  250. ret = of_address_to_resource(np, 0, &r[0]);
  251. if (ret)
  252. goto err;
  253. of_irq_to_resource(np, 0, &r[1]);
  254. i2c_dev = platform_device_register_simple("fsl-i2c", i, r, 2);
  255. if (IS_ERR(i2c_dev)) {
  256. ret = PTR_ERR(i2c_dev);
  257. goto err;
  258. }
  259. i2c_data.device_flags = 0;
  260. flags = get_property(np, "dfsrr", NULL);
  261. if (flags)
  262. i2c_data.device_flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
  263. flags = get_property(np, "fsl5200-clocking", NULL);
  264. if (flags)
  265. i2c_data.device_flags |= FSL_I2C_DEV_CLOCK_5200;
  266. ret =
  267. platform_device_add_data(i2c_dev, &i2c_data,
  268. sizeof(struct
  269. fsl_i2c_platform_data));
  270. if (ret)
  271. goto unreg;
  272. }
  273. return 0;
  274. unreg:
  275. platform_device_unregister(i2c_dev);
  276. err:
  277. return ret;
  278. }
  279. arch_initcall(fsl_i2c_of_init);
  280. #ifdef CONFIG_PPC_83xx
  281. static int __init mpc83xx_wdt_init(void)
  282. {
  283. struct resource r;
  284. struct device_node *soc, *np;
  285. struct platform_device *dev;
  286. const unsigned int *freq;
  287. int ret;
  288. np = of_find_compatible_node(NULL, "watchdog", "mpc83xx_wdt");
  289. if (!np) {
  290. ret = -ENODEV;
  291. goto nodev;
  292. }
  293. soc = of_find_node_by_type(NULL, "soc");
  294. if (!soc) {
  295. ret = -ENODEV;
  296. goto nosoc;
  297. }
  298. freq = get_property(soc, "bus-frequency", NULL);
  299. if (!freq) {
  300. ret = -ENODEV;
  301. goto err;
  302. }
  303. memset(&r, 0, sizeof(r));
  304. ret = of_address_to_resource(np, 0, &r);
  305. if (ret)
  306. goto err;
  307. dev = platform_device_register_simple("mpc83xx_wdt", 0, &r, 1);
  308. if (IS_ERR(dev)) {
  309. ret = PTR_ERR(dev);
  310. goto err;
  311. }
  312. ret = platform_device_add_data(dev, freq, sizeof(int));
  313. if (ret)
  314. goto unreg;
  315. of_node_put(soc);
  316. of_node_put(np);
  317. return 0;
  318. unreg:
  319. platform_device_unregister(dev);
  320. err:
  321. of_node_put(soc);
  322. nosoc:
  323. of_node_put(np);
  324. nodev:
  325. return ret;
  326. }
  327. arch_initcall(mpc83xx_wdt_init);
  328. #endif
  329. static enum fsl_usb2_phy_modes determine_usb_phy(const char *phy_type)
  330. {
  331. if (!phy_type)
  332. return FSL_USB2_PHY_NONE;
  333. if (!strcasecmp(phy_type, "ulpi"))
  334. return FSL_USB2_PHY_ULPI;
  335. if (!strcasecmp(phy_type, "utmi"))
  336. return FSL_USB2_PHY_UTMI;
  337. if (!strcasecmp(phy_type, "utmi_wide"))
  338. return FSL_USB2_PHY_UTMI_WIDE;
  339. if (!strcasecmp(phy_type, "serial"))
  340. return FSL_USB2_PHY_SERIAL;
  341. return FSL_USB2_PHY_NONE;
  342. }
  343. static int __init fsl_usb_of_init(void)
  344. {
  345. struct device_node *np;
  346. unsigned int i;
  347. struct platform_device *usb_dev_mph = NULL, *usb_dev_dr_host = NULL,
  348. *usb_dev_dr_client = NULL;
  349. int ret;
  350. for (np = NULL, i = 0;
  351. (np = of_find_compatible_node(np, "usb", "fsl-usb2-mph")) != NULL;
  352. i++) {
  353. struct resource r[2];
  354. struct fsl_usb2_platform_data usb_data;
  355. const unsigned char *prop = NULL;
  356. memset(&r, 0, sizeof(r));
  357. memset(&usb_data, 0, sizeof(usb_data));
  358. ret = of_address_to_resource(np, 0, &r[0]);
  359. if (ret)
  360. goto err;
  361. of_irq_to_resource(np, 0, &r[1]);
  362. usb_dev_mph =
  363. platform_device_register_simple("fsl-ehci", i, r, 2);
  364. if (IS_ERR(usb_dev_mph)) {
  365. ret = PTR_ERR(usb_dev_mph);
  366. goto err;
  367. }
  368. usb_dev_mph->dev.coherent_dma_mask = 0xffffffffUL;
  369. usb_dev_mph->dev.dma_mask = &usb_dev_mph->dev.coherent_dma_mask;
  370. usb_data.operating_mode = FSL_USB2_MPH_HOST;
  371. prop = get_property(np, "port0", NULL);
  372. if (prop)
  373. usb_data.port_enables |= FSL_USB2_PORT0_ENABLED;
  374. prop = get_property(np, "port1", NULL);
  375. if (prop)
  376. usb_data.port_enables |= FSL_USB2_PORT1_ENABLED;
  377. prop = get_property(np, "phy_type", NULL);
  378. usb_data.phy_mode = determine_usb_phy(prop);
  379. ret =
  380. platform_device_add_data(usb_dev_mph, &usb_data,
  381. sizeof(struct
  382. fsl_usb2_platform_data));
  383. if (ret)
  384. goto unreg_mph;
  385. }
  386. for (np = NULL;
  387. (np = of_find_compatible_node(np, "usb", "fsl-usb2-dr")) != NULL;
  388. i++) {
  389. struct resource r[2];
  390. struct fsl_usb2_platform_data usb_data;
  391. const unsigned char *prop = NULL;
  392. memset(&r, 0, sizeof(r));
  393. memset(&usb_data, 0, sizeof(usb_data));
  394. ret = of_address_to_resource(np, 0, &r[0]);
  395. if (ret)
  396. goto unreg_mph;
  397. of_irq_to_resource(np, 0, &r[1]);
  398. prop = get_property(np, "dr_mode", NULL);
  399. if (!prop || !strcmp(prop, "host")) {
  400. usb_data.operating_mode = FSL_USB2_DR_HOST;
  401. usb_dev_dr_host = platform_device_register_simple(
  402. "fsl-ehci", i, r, 2);
  403. if (IS_ERR(usb_dev_dr_host)) {
  404. ret = PTR_ERR(usb_dev_dr_host);
  405. goto err;
  406. }
  407. } else if (prop && !strcmp(prop, "peripheral")) {
  408. usb_data.operating_mode = FSL_USB2_DR_DEVICE;
  409. usb_dev_dr_client = platform_device_register_simple(
  410. "fsl-usb2-udc", i, r, 2);
  411. if (IS_ERR(usb_dev_dr_client)) {
  412. ret = PTR_ERR(usb_dev_dr_client);
  413. goto err;
  414. }
  415. } else if (prop && !strcmp(prop, "otg")) {
  416. usb_data.operating_mode = FSL_USB2_DR_OTG;
  417. usb_dev_dr_host = platform_device_register_simple(
  418. "fsl-ehci", i, r, 2);
  419. if (IS_ERR(usb_dev_dr_host)) {
  420. ret = PTR_ERR(usb_dev_dr_host);
  421. goto err;
  422. }
  423. usb_dev_dr_client = platform_device_register_simple(
  424. "fsl-usb2-udc", i, r, 2);
  425. if (IS_ERR(usb_dev_dr_client)) {
  426. ret = PTR_ERR(usb_dev_dr_client);
  427. goto err;
  428. }
  429. } else {
  430. ret = -EINVAL;
  431. goto err;
  432. }
  433. prop = get_property(np, "phy_type", NULL);
  434. usb_data.phy_mode = determine_usb_phy(prop);
  435. if (usb_dev_dr_host) {
  436. usb_dev_dr_host->dev.coherent_dma_mask = 0xffffffffUL;
  437. usb_dev_dr_host->dev.dma_mask = &usb_dev_dr_host->
  438. dev.coherent_dma_mask;
  439. if ((ret = platform_device_add_data(usb_dev_dr_host,
  440. &usb_data, sizeof(struct
  441. fsl_usb2_platform_data))))
  442. goto unreg_dr;
  443. }
  444. if (usb_dev_dr_client) {
  445. usb_dev_dr_client->dev.coherent_dma_mask = 0xffffffffUL;
  446. usb_dev_dr_client->dev.dma_mask = &usb_dev_dr_client->
  447. dev.coherent_dma_mask;
  448. if ((ret = platform_device_add_data(usb_dev_dr_client,
  449. &usb_data, sizeof(struct
  450. fsl_usb2_platform_data))))
  451. goto unreg_dr;
  452. }
  453. }
  454. return 0;
  455. unreg_dr:
  456. if (usb_dev_dr_host)
  457. platform_device_unregister(usb_dev_dr_host);
  458. if (usb_dev_dr_client)
  459. platform_device_unregister(usb_dev_dr_client);
  460. unreg_mph:
  461. if (usb_dev_mph)
  462. platform_device_unregister(usb_dev_mph);
  463. err:
  464. return ret;
  465. }
  466. arch_initcall(fsl_usb_of_init);
  467. #ifdef CONFIG_CPM2
  468. extern void init_scc_ioports(struct fs_uart_platform_info*);
  469. static const char fcc_regs[] = "fcc_regs";
  470. static const char fcc_regs_c[] = "fcc_regs_c";
  471. static const char fcc_pram[] = "fcc_pram";
  472. static char bus_id[9][BUS_ID_SIZE];
  473. static int __init fs_enet_of_init(void)
  474. {
  475. struct device_node *np;
  476. unsigned int i;
  477. struct platform_device *fs_enet_dev;
  478. struct resource res;
  479. int ret;
  480. for (np = NULL, i = 0;
  481. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  482. i++) {
  483. struct resource r[4];
  484. struct device_node *phy, *mdio;
  485. struct fs_platform_info fs_enet_data;
  486. const unsigned int *id, *phy_addr, *phy_irq;
  487. const void *mac_addr;
  488. const phandle *ph;
  489. const char *model;
  490. memset(r, 0, sizeof(r));
  491. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  492. ret = of_address_to_resource(np, 0, &r[0]);
  493. if (ret)
  494. goto err;
  495. r[0].name = fcc_regs;
  496. ret = of_address_to_resource(np, 1, &r[1]);
  497. if (ret)
  498. goto err;
  499. r[1].name = fcc_pram;
  500. ret = of_address_to_resource(np, 2, &r[2]);
  501. if (ret)
  502. goto err;
  503. r[2].name = fcc_regs_c;
  504. fs_enet_data.fcc_regs_c = r[2].start;
  505. of_irq_to_resource(np, 0, &r[3]);
  506. fs_enet_dev =
  507. platform_device_register_simple("fsl-cpm-fcc", i, &r[0], 4);
  508. if (IS_ERR(fs_enet_dev)) {
  509. ret = PTR_ERR(fs_enet_dev);
  510. goto err;
  511. }
  512. model = get_property(np, "model", NULL);
  513. if (model == NULL) {
  514. ret = -ENODEV;
  515. goto unreg;
  516. }
  517. mac_addr = of_get_mac_address(np);
  518. if (mac_addr)
  519. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  520. ph = get_property(np, "phy-handle", NULL);
  521. phy = of_find_node_by_phandle(*ph);
  522. if (phy == NULL) {
  523. ret = -ENODEV;
  524. goto unreg;
  525. }
  526. phy_addr = get_property(phy, "reg", NULL);
  527. fs_enet_data.phy_addr = *phy_addr;
  528. phy_irq = get_property(phy, "interrupts", NULL);
  529. id = get_property(np, "device-id", NULL);
  530. fs_enet_data.fs_no = *id;
  531. strcpy(fs_enet_data.fs_type, model);
  532. mdio = of_get_parent(phy);
  533. ret = of_address_to_resource(mdio, 0, &res);
  534. if (ret) {
  535. of_node_put(phy);
  536. of_node_put(mdio);
  537. goto unreg;
  538. }
  539. fs_enet_data.clk_rx = *((u32 *) get_property(np, "rx-clock", NULL));
  540. fs_enet_data.clk_tx = *((u32 *) get_property(np, "tx-clock", NULL));
  541. if (strstr(model, "FCC")) {
  542. int fcc_index = *id - 1;
  543. const unsigned char *mdio_bb_prop;
  544. fs_enet_data.dpram_offset = (u32)cpm_dpram_addr(0);
  545. fs_enet_data.rx_ring = 32;
  546. fs_enet_data.tx_ring = 32;
  547. fs_enet_data.rx_copybreak = 240;
  548. fs_enet_data.use_napi = 0;
  549. fs_enet_data.napi_weight = 17;
  550. fs_enet_data.mem_offset = FCC_MEM_OFFSET(fcc_index);
  551. fs_enet_data.cp_page = CPM_CR_FCC_PAGE(fcc_index);
  552. fs_enet_data.cp_block = CPM_CR_FCC_SBLOCK(fcc_index);
  553. snprintf((char*)&bus_id[(*id)], BUS_ID_SIZE, "%x:%02x",
  554. (u32)res.start, fs_enet_data.phy_addr);
  555. fs_enet_data.bus_id = (char*)&bus_id[(*id)];
  556. fs_enet_data.init_ioports = init_fcc_ioports;
  557. mdio_bb_prop = get_property(phy, "bitbang", NULL);
  558. if (mdio_bb_prop) {
  559. struct platform_device *fs_enet_mdio_bb_dev;
  560. struct fs_mii_bb_platform_info fs_enet_mdio_bb_data;
  561. fs_enet_mdio_bb_dev =
  562. platform_device_register_simple("fsl-bb-mdio",
  563. i, NULL, 0);
  564. memset(&fs_enet_mdio_bb_data, 0,
  565. sizeof(struct fs_mii_bb_platform_info));
  566. fs_enet_mdio_bb_data.mdio_dat.bit =
  567. mdio_bb_prop[0];
  568. fs_enet_mdio_bb_data.mdio_dir.bit =
  569. mdio_bb_prop[1];
  570. fs_enet_mdio_bb_data.mdc_dat.bit =
  571. mdio_bb_prop[2];
  572. fs_enet_mdio_bb_data.mdio_port =
  573. mdio_bb_prop[3];
  574. fs_enet_mdio_bb_data.mdc_port =
  575. mdio_bb_prop[4];
  576. fs_enet_mdio_bb_data.delay =
  577. mdio_bb_prop[5];
  578. fs_enet_mdio_bb_data.irq[0] = phy_irq[0];
  579. fs_enet_mdio_bb_data.irq[1] = -1;
  580. fs_enet_mdio_bb_data.irq[2] = -1;
  581. fs_enet_mdio_bb_data.irq[3] = phy_irq[0];
  582. fs_enet_mdio_bb_data.irq[31] = -1;
  583. fs_enet_mdio_bb_data.mdio_dat.offset =
  584. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  585. fs_enet_mdio_bb_data.mdio_dir.offset =
  586. (u32)&cpm2_immr->im_ioport.iop_pdirc;
  587. fs_enet_mdio_bb_data.mdc_dat.offset =
  588. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  589. ret = platform_device_add_data(
  590. fs_enet_mdio_bb_dev,
  591. &fs_enet_mdio_bb_data,
  592. sizeof(struct fs_mii_bb_platform_info));
  593. if (ret)
  594. goto unreg;
  595. }
  596. of_node_put(phy);
  597. of_node_put(mdio);
  598. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  599. sizeof(struct
  600. fs_platform_info));
  601. if (ret)
  602. goto unreg;
  603. }
  604. }
  605. return 0;
  606. unreg:
  607. platform_device_unregister(fs_enet_dev);
  608. err:
  609. return ret;
  610. }
  611. arch_initcall(fs_enet_of_init);
  612. static const char scc_regs[] = "regs";
  613. static const char scc_pram[] = "pram";
  614. static int __init cpm_uart_of_init(void)
  615. {
  616. struct device_node *np;
  617. unsigned int i;
  618. struct platform_device *cpm_uart_dev;
  619. int ret;
  620. for (np = NULL, i = 0;
  621. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  622. i++) {
  623. struct resource r[3];
  624. struct fs_uart_platform_info cpm_uart_data;
  625. const int *id;
  626. const char *model;
  627. memset(r, 0, sizeof(r));
  628. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  629. ret = of_address_to_resource(np, 0, &r[0]);
  630. if (ret)
  631. goto err;
  632. r[0].name = scc_regs;
  633. ret = of_address_to_resource(np, 1, &r[1]);
  634. if (ret)
  635. goto err;
  636. r[1].name = scc_pram;
  637. of_irq_to_resource(np, 0, &r[2]);
  638. cpm_uart_dev =
  639. platform_device_register_simple("fsl-cpm-scc:uart", i, &r[0], 3);
  640. if (IS_ERR(cpm_uart_dev)) {
  641. ret = PTR_ERR(cpm_uart_dev);
  642. goto err;
  643. }
  644. id = get_property(np, "device-id", NULL);
  645. cpm_uart_data.fs_no = *id;
  646. model = (char*)get_property(np, "model", NULL);
  647. strcpy(cpm_uart_data.fs_type, model);
  648. cpm_uart_data.uart_clk = ppc_proc_freq;
  649. cpm_uart_data.tx_num_fifo = 4;
  650. cpm_uart_data.tx_buf_size = 32;
  651. cpm_uart_data.rx_num_fifo = 4;
  652. cpm_uart_data.rx_buf_size = 32;
  653. cpm_uart_data.clk_rx = *((u32 *) get_property(np, "rx-clock", NULL));
  654. cpm_uart_data.clk_tx = *((u32 *) get_property(np, "tx-clock", NULL));
  655. ret =
  656. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  657. sizeof(struct
  658. fs_uart_platform_info));
  659. if (ret)
  660. goto unreg;
  661. }
  662. return 0;
  663. unreg:
  664. platform_device_unregister(cpm_uart_dev);
  665. err:
  666. return ret;
  667. }
  668. arch_initcall(cpm_uart_of_init);
  669. #endif /* CONFIG_CPM2 */
  670. #ifdef CONFIG_8xx
  671. extern void init_scc_ioports(struct fs_platform_info*);
  672. extern int platform_device_skip(char *model, int id);
  673. static int __init fs_enet_mdio_of_init(void)
  674. {
  675. struct device_node *np;
  676. unsigned int i;
  677. struct platform_device *mdio_dev;
  678. struct resource res;
  679. int ret;
  680. for (np = NULL, i = 0;
  681. (np = of_find_compatible_node(np, "mdio", "fs_enet")) != NULL;
  682. i++) {
  683. struct fs_mii_fec_platform_info mdio_data;
  684. memset(&res, 0, sizeof(res));
  685. memset(&mdio_data, 0, sizeof(mdio_data));
  686. ret = of_address_to_resource(np, 0, &res);
  687. if (ret)
  688. goto err;
  689. mdio_dev =
  690. platform_device_register_simple("fsl-cpm-fec-mdio",
  691. res.start, &res, 1);
  692. if (IS_ERR(mdio_dev)) {
  693. ret = PTR_ERR(mdio_dev);
  694. goto err;
  695. }
  696. mdio_data.mii_speed = ((((ppc_proc_freq + 4999999) / 2500000) / 2) & 0x3F) << 1;
  697. ret =
  698. platform_device_add_data(mdio_dev, &mdio_data,
  699. sizeof(struct fs_mii_fec_platform_info));
  700. if (ret)
  701. goto unreg;
  702. }
  703. return 0;
  704. unreg:
  705. platform_device_unregister(mdio_dev);
  706. err:
  707. return ret;
  708. }
  709. arch_initcall(fs_enet_mdio_of_init);
  710. static const char *enet_regs = "regs";
  711. static const char *enet_pram = "pram";
  712. static const char *enet_irq = "interrupt";
  713. static char bus_id[9][BUS_ID_SIZE];
  714. static int __init fs_enet_of_init(void)
  715. {
  716. struct device_node *np;
  717. unsigned int i;
  718. struct platform_device *fs_enet_dev = NULL;
  719. struct resource res;
  720. int ret;
  721. for (np = NULL, i = 0;
  722. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  723. i++) {
  724. struct resource r[4];
  725. struct device_node *phy = NULL, *mdio = NULL;
  726. struct fs_platform_info fs_enet_data;
  727. unsigned int *id, *phy_addr;
  728. void *mac_addr;
  729. phandle *ph;
  730. char *model;
  731. memset(r, 0, sizeof(r));
  732. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  733. model = (char *)get_property(np, "model", NULL);
  734. if (model == NULL) {
  735. ret = -ENODEV;
  736. goto unreg;
  737. }
  738. id = (u32 *) get_property(np, "device-id", NULL);
  739. fs_enet_data.fs_no = *id;
  740. if (platform_device_skip(model, *id))
  741. continue;
  742. ret = of_address_to_resource(np, 0, &r[0]);
  743. if (ret)
  744. goto err;
  745. r[0].name = enet_regs;
  746. mac_addr = of_get_mac_address(np);
  747. if (mac_addr)
  748. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  749. ph = (phandle *) get_property(np, "phy-handle", NULL);
  750. if (ph != NULL)
  751. phy = of_find_node_by_phandle(*ph);
  752. if (phy != NULL) {
  753. phy_addr = (u32 *) get_property(phy, "reg", NULL);
  754. fs_enet_data.phy_addr = *phy_addr;
  755. fs_enet_data.has_phy = 1;
  756. mdio = of_get_parent(phy);
  757. ret = of_address_to_resource(mdio, 0, &res);
  758. if (ret) {
  759. of_node_put(phy);
  760. of_node_put(mdio);
  761. goto unreg;
  762. }
  763. }
  764. model = (char*)get_property(np, "model", NULL);
  765. strcpy(fs_enet_data.fs_type, model);
  766. if (strstr(model, "FEC")) {
  767. r[1].start = r[1].end = irq_of_parse_and_map(np, 0);
  768. r[1].flags = IORESOURCE_IRQ;
  769. r[1].name = enet_irq;
  770. fs_enet_dev =
  771. platform_device_register_simple("fsl-cpm-fec", i, &r[0], 2);
  772. if (IS_ERR(fs_enet_dev)) {
  773. ret = PTR_ERR(fs_enet_dev);
  774. goto err;
  775. }
  776. fs_enet_data.rx_ring = 128;
  777. fs_enet_data.tx_ring = 16;
  778. fs_enet_data.rx_copybreak = 240;
  779. fs_enet_data.use_napi = 1;
  780. fs_enet_data.napi_weight = 17;
  781. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%x:%02x",
  782. (u32)res.start, fs_enet_data.phy_addr);
  783. fs_enet_data.bus_id = (char*)&bus_id[i];
  784. fs_enet_data.init_ioports = init_fec_ioports;
  785. }
  786. if (strstr(model, "SCC")) {
  787. ret = of_address_to_resource(np, 1, &r[1]);
  788. if (ret)
  789. goto err;
  790. r[1].name = enet_pram;
  791. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  792. r[2].flags = IORESOURCE_IRQ;
  793. r[2].name = enet_irq;
  794. fs_enet_dev =
  795. platform_device_register_simple("fsl-cpm-scc", i, &r[0], 3);
  796. if (IS_ERR(fs_enet_dev)) {
  797. ret = PTR_ERR(fs_enet_dev);
  798. goto err;
  799. }
  800. fs_enet_data.rx_ring = 64;
  801. fs_enet_data.tx_ring = 8;
  802. fs_enet_data.rx_copybreak = 240;
  803. fs_enet_data.use_napi = 1;
  804. fs_enet_data.napi_weight = 17;
  805. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%s", "fixed@10:1");
  806. fs_enet_data.bus_id = (char*)&bus_id[i];
  807. fs_enet_data.init_ioports = init_scc_ioports;
  808. }
  809. of_node_put(phy);
  810. of_node_put(mdio);
  811. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  812. sizeof(struct
  813. fs_platform_info));
  814. if (ret)
  815. goto unreg;
  816. }
  817. return 0;
  818. unreg:
  819. platform_device_unregister(fs_enet_dev);
  820. err:
  821. return ret;
  822. }
  823. arch_initcall(fs_enet_of_init);
  824. static const char *smc_regs = "regs";
  825. static const char *smc_pram = "pram";
  826. static int __init cpm_smc_uart_of_init(void)
  827. {
  828. struct device_node *np;
  829. unsigned int i;
  830. struct platform_device *cpm_uart_dev;
  831. int ret;
  832. for (np = NULL, i = 0;
  833. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  834. i++) {
  835. struct resource r[3];
  836. struct fs_uart_platform_info cpm_uart_data;
  837. int *id;
  838. char *model;
  839. memset(r, 0, sizeof(r));
  840. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  841. ret = of_address_to_resource(np, 0, &r[0]);
  842. if (ret)
  843. goto err;
  844. r[0].name = smc_regs;
  845. ret = of_address_to_resource(np, 1, &r[1]);
  846. if (ret)
  847. goto err;
  848. r[1].name = smc_pram;
  849. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  850. r[2].flags = IORESOURCE_IRQ;
  851. cpm_uart_dev =
  852. platform_device_register_simple("fsl-cpm-smc:uart", i, &r[0], 3);
  853. if (IS_ERR(cpm_uart_dev)) {
  854. ret = PTR_ERR(cpm_uart_dev);
  855. goto err;
  856. }
  857. model = (char*)get_property(np, "model", NULL);
  858. strcpy(cpm_uart_data.fs_type, model);
  859. id = (int*)get_property(np, "device-id", NULL);
  860. cpm_uart_data.fs_no = *id;
  861. cpm_uart_data.uart_clk = ppc_proc_freq;
  862. cpm_uart_data.tx_num_fifo = 4;
  863. cpm_uart_data.tx_buf_size = 32;
  864. cpm_uart_data.rx_num_fifo = 4;
  865. cpm_uart_data.rx_buf_size = 32;
  866. ret =
  867. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  868. sizeof(struct
  869. fs_uart_platform_info));
  870. if (ret)
  871. goto unreg;
  872. }
  873. return 0;
  874. unreg:
  875. platform_device_unregister(cpm_uart_dev);
  876. err:
  877. return ret;
  878. }
  879. arch_initcall(cpm_smc_uart_of_init);
  880. #endif /* CONFIG_8xx */