fimc-capture.c 50 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885
  1. /*
  2. * Samsung S5P/EXYNOS4 SoC series camera interface (camera capture) driver
  3. *
  4. * Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.
  5. * Sylwester Nawrocki <s.nawrocki@samsung.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/kernel.h>
  13. #include <linux/types.h>
  14. #include <linux/errno.h>
  15. #include <linux/bug.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/device.h>
  18. #include <linux/pm_runtime.h>
  19. #include <linux/list.h>
  20. #include <linux/slab.h>
  21. #include <linux/videodev2.h>
  22. #include <media/v4l2-device.h>
  23. #include <media/v4l2-ioctl.h>
  24. #include <media/v4l2-mem2mem.h>
  25. #include <media/videobuf2-core.h>
  26. #include <media/videobuf2-dma-contig.h>
  27. #include "fimc-mdevice.h"
  28. #include "fimc-core.h"
  29. #include "fimc-reg.h"
  30. static int fimc_capture_hw_init(struct fimc_dev *fimc)
  31. {
  32. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  33. struct fimc_pipeline *p = &fimc->pipeline;
  34. struct fimc_sensor_info *sensor;
  35. unsigned long flags;
  36. int ret = 0;
  37. if (p->subdevs[IDX_SENSOR] == NULL || ctx == NULL)
  38. return -ENXIO;
  39. if (ctx->s_frame.fmt == NULL)
  40. return -EINVAL;
  41. sensor = v4l2_get_subdev_hostdata(p->subdevs[IDX_SENSOR]);
  42. spin_lock_irqsave(&fimc->slock, flags);
  43. fimc_prepare_dma_offset(ctx, &ctx->d_frame);
  44. fimc_set_yuv_order(ctx);
  45. fimc_hw_set_camera_polarity(fimc, &sensor->pdata);
  46. fimc_hw_set_camera_type(fimc, &sensor->pdata);
  47. fimc_hw_set_camera_source(fimc, &sensor->pdata);
  48. fimc_hw_set_camera_offset(fimc, &ctx->s_frame);
  49. ret = fimc_set_scaler_info(ctx);
  50. if (!ret) {
  51. fimc_hw_set_input_path(ctx);
  52. fimc_hw_set_prescaler(ctx);
  53. fimc_hw_set_mainscaler(ctx);
  54. fimc_hw_set_target_format(ctx);
  55. fimc_hw_set_rotation(ctx);
  56. fimc_hw_set_effect(ctx);
  57. fimc_hw_set_output_path(ctx);
  58. fimc_hw_set_out_dma(ctx);
  59. if (fimc->variant->has_alpha)
  60. fimc_hw_set_rgb_alpha(ctx);
  61. clear_bit(ST_CAPT_APPLY_CFG, &fimc->state);
  62. }
  63. spin_unlock_irqrestore(&fimc->slock, flags);
  64. return ret;
  65. }
  66. /*
  67. * Reinitialize the driver so it is ready to start the streaming again.
  68. * Set fimc->state to indicate stream off and the hardware shut down state.
  69. * If not suspending (@suspend is false), return any buffers to videobuf2.
  70. * Otherwise put any owned buffers onto the pending buffers queue, so they
  71. * can be re-spun when the device is being resumed. Also perform FIMC
  72. * software reset and disable streaming on the whole pipeline if required.
  73. */
  74. static int fimc_capture_state_cleanup(struct fimc_dev *fimc, bool suspend)
  75. {
  76. struct fimc_vid_cap *cap = &fimc->vid_cap;
  77. struct fimc_vid_buffer *buf;
  78. unsigned long flags;
  79. bool streaming;
  80. spin_lock_irqsave(&fimc->slock, flags);
  81. streaming = fimc->state & (1 << ST_CAPT_ISP_STREAM);
  82. fimc->state &= ~(1 << ST_CAPT_RUN | 1 << ST_CAPT_SHUT |
  83. 1 << ST_CAPT_STREAM | 1 << ST_CAPT_ISP_STREAM);
  84. if (suspend)
  85. fimc->state |= (1 << ST_CAPT_SUSPENDED);
  86. else
  87. fimc->state &= ~(1 << ST_CAPT_PEND | 1 << ST_CAPT_SUSPENDED);
  88. /* Release unused buffers */
  89. while (!suspend && !list_empty(&cap->pending_buf_q)) {
  90. buf = fimc_pending_queue_pop(cap);
  91. vb2_buffer_done(&buf->vb, VB2_BUF_STATE_ERROR);
  92. }
  93. /* If suspending put unused buffers onto pending queue */
  94. while (!list_empty(&cap->active_buf_q)) {
  95. buf = fimc_active_queue_pop(cap);
  96. if (suspend)
  97. fimc_pending_queue_add(cap, buf);
  98. else
  99. vb2_buffer_done(&buf->vb, VB2_BUF_STATE_ERROR);
  100. }
  101. fimc_hw_reset(fimc);
  102. cap->buf_index = 0;
  103. spin_unlock_irqrestore(&fimc->slock, flags);
  104. if (streaming)
  105. return fimc_pipeline_call(fimc, set_stream,
  106. &fimc->pipeline, 0);
  107. else
  108. return 0;
  109. }
  110. static int fimc_stop_capture(struct fimc_dev *fimc, bool suspend)
  111. {
  112. unsigned long flags;
  113. if (!fimc_capture_active(fimc))
  114. return 0;
  115. spin_lock_irqsave(&fimc->slock, flags);
  116. set_bit(ST_CAPT_SHUT, &fimc->state);
  117. fimc_deactivate_capture(fimc);
  118. spin_unlock_irqrestore(&fimc->slock, flags);
  119. wait_event_timeout(fimc->irq_queue,
  120. !test_bit(ST_CAPT_SHUT, &fimc->state),
  121. (2*HZ/10)); /* 200 ms */
  122. return fimc_capture_state_cleanup(fimc, suspend);
  123. }
  124. /**
  125. * fimc_capture_config_update - apply the camera interface configuration
  126. *
  127. * To be called from within the interrupt handler with fimc.slock
  128. * spinlock held. It updates the camera pixel crop, rotation and
  129. * image flip in H/W.
  130. */
  131. static int fimc_capture_config_update(struct fimc_ctx *ctx)
  132. {
  133. struct fimc_dev *fimc = ctx->fimc_dev;
  134. int ret;
  135. fimc_hw_set_camera_offset(fimc, &ctx->s_frame);
  136. ret = fimc_set_scaler_info(ctx);
  137. if (ret)
  138. return ret;
  139. fimc_hw_set_prescaler(ctx);
  140. fimc_hw_set_mainscaler(ctx);
  141. fimc_hw_set_target_format(ctx);
  142. fimc_hw_set_rotation(ctx);
  143. fimc_hw_set_effect(ctx);
  144. fimc_prepare_dma_offset(ctx, &ctx->d_frame);
  145. fimc_hw_set_out_dma(ctx);
  146. if (fimc->variant->has_alpha)
  147. fimc_hw_set_rgb_alpha(ctx);
  148. clear_bit(ST_CAPT_APPLY_CFG, &fimc->state);
  149. return ret;
  150. }
  151. void fimc_capture_irq_handler(struct fimc_dev *fimc, int deq_buf)
  152. {
  153. struct v4l2_subdev *csis = fimc->pipeline.subdevs[IDX_CSIS];
  154. struct fimc_vid_cap *cap = &fimc->vid_cap;
  155. struct fimc_frame *f = &cap->ctx->d_frame;
  156. struct fimc_vid_buffer *v_buf;
  157. struct timeval *tv;
  158. struct timespec ts;
  159. if (test_and_clear_bit(ST_CAPT_SHUT, &fimc->state)) {
  160. wake_up(&fimc->irq_queue);
  161. goto done;
  162. }
  163. if (!list_empty(&cap->active_buf_q) &&
  164. test_bit(ST_CAPT_RUN, &fimc->state) && deq_buf) {
  165. ktime_get_real_ts(&ts);
  166. v_buf = fimc_active_queue_pop(cap);
  167. tv = &v_buf->vb.v4l2_buf.timestamp;
  168. tv->tv_sec = ts.tv_sec;
  169. tv->tv_usec = ts.tv_nsec / NSEC_PER_USEC;
  170. v_buf->vb.v4l2_buf.sequence = cap->frame_count++;
  171. vb2_buffer_done(&v_buf->vb, VB2_BUF_STATE_DONE);
  172. }
  173. if (!list_empty(&cap->pending_buf_q)) {
  174. v_buf = fimc_pending_queue_pop(cap);
  175. fimc_hw_set_output_addr(fimc, &v_buf->paddr, cap->buf_index);
  176. v_buf->index = cap->buf_index;
  177. /* Move the buffer to the capture active queue */
  178. fimc_active_queue_add(cap, v_buf);
  179. dbg("next frame: %d, done frame: %d",
  180. fimc_hw_get_frame_index(fimc), v_buf->index);
  181. if (++cap->buf_index >= FIMC_MAX_OUT_BUFS)
  182. cap->buf_index = 0;
  183. }
  184. /*
  185. * Set up a buffer at MIPI-CSIS if current image format
  186. * requires the frame embedded data capture.
  187. */
  188. if (f->fmt->mdataplanes && !list_empty(&cap->active_buf_q)) {
  189. unsigned int plane = ffs(f->fmt->mdataplanes) - 1;
  190. unsigned int size = f->payload[plane];
  191. s32 index = fimc_hw_get_frame_index(fimc);
  192. void *vaddr;
  193. list_for_each_entry(v_buf, &cap->active_buf_q, list) {
  194. if (v_buf->index != index)
  195. continue;
  196. vaddr = vb2_plane_vaddr(&v_buf->vb, plane);
  197. v4l2_subdev_call(csis, video, s_rx_buffer,
  198. vaddr, &size);
  199. break;
  200. }
  201. }
  202. if (cap->active_buf_cnt == 0) {
  203. if (deq_buf)
  204. clear_bit(ST_CAPT_RUN, &fimc->state);
  205. if (++cap->buf_index >= FIMC_MAX_OUT_BUFS)
  206. cap->buf_index = 0;
  207. } else {
  208. set_bit(ST_CAPT_RUN, &fimc->state);
  209. }
  210. if (test_bit(ST_CAPT_APPLY_CFG, &fimc->state))
  211. fimc_capture_config_update(cap->ctx);
  212. done:
  213. if (cap->active_buf_cnt == 1) {
  214. fimc_deactivate_capture(fimc);
  215. clear_bit(ST_CAPT_STREAM, &fimc->state);
  216. }
  217. dbg("frame: %d, active_buf_cnt: %d",
  218. fimc_hw_get_frame_index(fimc), cap->active_buf_cnt);
  219. }
  220. static int start_streaming(struct vb2_queue *q, unsigned int count)
  221. {
  222. struct fimc_ctx *ctx = q->drv_priv;
  223. struct fimc_dev *fimc = ctx->fimc_dev;
  224. struct fimc_vid_cap *vid_cap = &fimc->vid_cap;
  225. int min_bufs;
  226. int ret;
  227. vid_cap->frame_count = 0;
  228. ret = fimc_capture_hw_init(fimc);
  229. if (ret) {
  230. fimc_capture_state_cleanup(fimc, false);
  231. return ret;
  232. }
  233. set_bit(ST_CAPT_PEND, &fimc->state);
  234. min_bufs = fimc->vid_cap.reqbufs_count > 1 ? 2 : 1;
  235. if (vid_cap->active_buf_cnt >= min_bufs &&
  236. !test_and_set_bit(ST_CAPT_STREAM, &fimc->state)) {
  237. fimc_activate_capture(ctx);
  238. if (!test_and_set_bit(ST_CAPT_ISP_STREAM, &fimc->state))
  239. fimc_pipeline_call(fimc, set_stream,
  240. &fimc->pipeline, 1);
  241. }
  242. return 0;
  243. }
  244. static int stop_streaming(struct vb2_queue *q)
  245. {
  246. struct fimc_ctx *ctx = q->drv_priv;
  247. struct fimc_dev *fimc = ctx->fimc_dev;
  248. if (!fimc_capture_active(fimc))
  249. return -EINVAL;
  250. return fimc_stop_capture(fimc, false);
  251. }
  252. int fimc_capture_suspend(struct fimc_dev *fimc)
  253. {
  254. bool suspend = fimc_capture_busy(fimc);
  255. int ret = fimc_stop_capture(fimc, suspend);
  256. if (ret)
  257. return ret;
  258. return fimc_pipeline_call(fimc, close, &fimc->pipeline);
  259. }
  260. static void buffer_queue(struct vb2_buffer *vb);
  261. int fimc_capture_resume(struct fimc_dev *fimc)
  262. {
  263. struct fimc_vid_cap *vid_cap = &fimc->vid_cap;
  264. struct fimc_vid_buffer *buf;
  265. int i;
  266. if (!test_and_clear_bit(ST_CAPT_SUSPENDED, &fimc->state))
  267. return 0;
  268. INIT_LIST_HEAD(&fimc->vid_cap.active_buf_q);
  269. vid_cap->buf_index = 0;
  270. fimc_pipeline_call(fimc, open, &fimc->pipeline,
  271. &vid_cap->vfd.entity, false);
  272. fimc_capture_hw_init(fimc);
  273. clear_bit(ST_CAPT_SUSPENDED, &fimc->state);
  274. for (i = 0; i < vid_cap->reqbufs_count; i++) {
  275. if (list_empty(&vid_cap->pending_buf_q))
  276. break;
  277. buf = fimc_pending_queue_pop(vid_cap);
  278. buffer_queue(&buf->vb);
  279. }
  280. return 0;
  281. }
  282. static int queue_setup(struct vb2_queue *vq, const struct v4l2_format *pfmt,
  283. unsigned int *num_buffers, unsigned int *num_planes,
  284. unsigned int sizes[], void *allocators[])
  285. {
  286. const struct v4l2_pix_format_mplane *pixm = NULL;
  287. struct fimc_ctx *ctx = vq->drv_priv;
  288. struct fimc_frame *frame = &ctx->d_frame;
  289. struct fimc_fmt *fmt = frame->fmt;
  290. unsigned long wh;
  291. int i;
  292. if (pfmt) {
  293. pixm = &pfmt->fmt.pix_mp;
  294. fmt = fimc_find_format(&pixm->pixelformat, NULL,
  295. FMT_FLAGS_CAM | FMT_FLAGS_M2M, -1);
  296. wh = pixm->width * pixm->height;
  297. } else {
  298. wh = frame->f_width * frame->f_height;
  299. }
  300. if (fmt == NULL)
  301. return -EINVAL;
  302. *num_planes = fmt->memplanes;
  303. for (i = 0; i < fmt->memplanes; i++) {
  304. unsigned int size = (wh * fmt->depth[i]) / 8;
  305. if (pixm)
  306. sizes[i] = max(size, pixm->plane_fmt[i].sizeimage);
  307. else if (fimc_fmt_is_user_defined(fmt->color))
  308. sizes[i] = frame->payload[i];
  309. else
  310. sizes[i] = max_t(u32, size, frame->payload[i]);
  311. allocators[i] = ctx->fimc_dev->alloc_ctx;
  312. }
  313. return 0;
  314. }
  315. static int buffer_prepare(struct vb2_buffer *vb)
  316. {
  317. struct vb2_queue *vq = vb->vb2_queue;
  318. struct fimc_ctx *ctx = vq->drv_priv;
  319. int i;
  320. if (ctx->d_frame.fmt == NULL)
  321. return -EINVAL;
  322. for (i = 0; i < ctx->d_frame.fmt->memplanes; i++) {
  323. unsigned long size = ctx->d_frame.payload[i];
  324. if (vb2_plane_size(vb, i) < size) {
  325. v4l2_err(&ctx->fimc_dev->vid_cap.vfd,
  326. "User buffer too small (%ld < %ld)\n",
  327. vb2_plane_size(vb, i), size);
  328. return -EINVAL;
  329. }
  330. vb2_set_plane_payload(vb, i, size);
  331. }
  332. return 0;
  333. }
  334. static void buffer_queue(struct vb2_buffer *vb)
  335. {
  336. struct fimc_vid_buffer *buf
  337. = container_of(vb, struct fimc_vid_buffer, vb);
  338. struct fimc_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  339. struct fimc_dev *fimc = ctx->fimc_dev;
  340. struct fimc_vid_cap *vid_cap = &fimc->vid_cap;
  341. unsigned long flags;
  342. int min_bufs;
  343. spin_lock_irqsave(&fimc->slock, flags);
  344. fimc_prepare_addr(ctx, &buf->vb, &ctx->d_frame, &buf->paddr);
  345. if (!test_bit(ST_CAPT_SUSPENDED, &fimc->state) &&
  346. !test_bit(ST_CAPT_STREAM, &fimc->state) &&
  347. vid_cap->active_buf_cnt < FIMC_MAX_OUT_BUFS) {
  348. /* Setup the buffer directly for processing. */
  349. int buf_id = (vid_cap->reqbufs_count == 1) ? -1 :
  350. vid_cap->buf_index;
  351. fimc_hw_set_output_addr(fimc, &buf->paddr, buf_id);
  352. buf->index = vid_cap->buf_index;
  353. fimc_active_queue_add(vid_cap, buf);
  354. if (++vid_cap->buf_index >= FIMC_MAX_OUT_BUFS)
  355. vid_cap->buf_index = 0;
  356. } else {
  357. fimc_pending_queue_add(vid_cap, buf);
  358. }
  359. min_bufs = vid_cap->reqbufs_count > 1 ? 2 : 1;
  360. if (vb2_is_streaming(&vid_cap->vbq) &&
  361. vid_cap->active_buf_cnt >= min_bufs &&
  362. !test_and_set_bit(ST_CAPT_STREAM, &fimc->state)) {
  363. fimc_activate_capture(ctx);
  364. spin_unlock_irqrestore(&fimc->slock, flags);
  365. if (!test_and_set_bit(ST_CAPT_ISP_STREAM, &fimc->state))
  366. fimc_pipeline_call(fimc, set_stream,
  367. &fimc->pipeline, 1);
  368. return;
  369. }
  370. spin_unlock_irqrestore(&fimc->slock, flags);
  371. }
  372. static void fimc_lock(struct vb2_queue *vq)
  373. {
  374. struct fimc_ctx *ctx = vb2_get_drv_priv(vq);
  375. mutex_lock(&ctx->fimc_dev->lock);
  376. }
  377. static void fimc_unlock(struct vb2_queue *vq)
  378. {
  379. struct fimc_ctx *ctx = vb2_get_drv_priv(vq);
  380. mutex_unlock(&ctx->fimc_dev->lock);
  381. }
  382. static struct vb2_ops fimc_capture_qops = {
  383. .queue_setup = queue_setup,
  384. .buf_prepare = buffer_prepare,
  385. .buf_queue = buffer_queue,
  386. .wait_prepare = fimc_unlock,
  387. .wait_finish = fimc_lock,
  388. .start_streaming = start_streaming,
  389. .stop_streaming = stop_streaming,
  390. };
  391. /**
  392. * fimc_capture_ctrls_create - initialize the control handler
  393. * Initialize the capture video node control handler and fill it
  394. * with the FIMC controls. Inherit any sensor's controls if the
  395. * 'user_subdev_api' flag is false (default behaviour).
  396. * This function need to be called with the graph mutex held.
  397. */
  398. int fimc_capture_ctrls_create(struct fimc_dev *fimc)
  399. {
  400. struct fimc_vid_cap *vid_cap = &fimc->vid_cap;
  401. int ret;
  402. if (WARN_ON(vid_cap->ctx == NULL))
  403. return -ENXIO;
  404. if (vid_cap->ctx->ctrls.ready)
  405. return 0;
  406. ret = fimc_ctrls_create(vid_cap->ctx);
  407. if (ret || vid_cap->user_subdev_api || !vid_cap->ctx->ctrls.ready)
  408. return ret;
  409. return v4l2_ctrl_add_handler(&vid_cap->ctx->ctrls.handler,
  410. fimc->pipeline.subdevs[IDX_SENSOR]->ctrl_handler, NULL);
  411. }
  412. static int fimc_capture_set_default_format(struct fimc_dev *fimc);
  413. static int fimc_capture_open(struct file *file)
  414. {
  415. struct fimc_dev *fimc = video_drvdata(file);
  416. int ret = -EBUSY;
  417. dbg("pid: %d, state: 0x%lx", task_pid_nr(current), fimc->state);
  418. if (mutex_lock_interruptible(&fimc->lock))
  419. return -ERESTARTSYS;
  420. if (fimc_m2m_active(fimc))
  421. goto unlock;
  422. set_bit(ST_CAPT_BUSY, &fimc->state);
  423. ret = pm_runtime_get_sync(&fimc->pdev->dev);
  424. if (ret < 0)
  425. goto unlock;
  426. ret = v4l2_fh_open(file);
  427. if (ret) {
  428. pm_runtime_put(&fimc->pdev->dev);
  429. goto unlock;
  430. }
  431. if (++fimc->vid_cap.refcnt == 1) {
  432. ret = fimc_pipeline_call(fimc, open, &fimc->pipeline,
  433. &fimc->vid_cap.vfd.entity, true);
  434. if (!ret && !fimc->vid_cap.user_subdev_api)
  435. ret = fimc_capture_set_default_format(fimc);
  436. if (!ret)
  437. ret = fimc_capture_ctrls_create(fimc);
  438. if (ret < 0) {
  439. clear_bit(ST_CAPT_BUSY, &fimc->state);
  440. pm_runtime_put_sync(&fimc->pdev->dev);
  441. fimc->vid_cap.refcnt--;
  442. v4l2_fh_release(file);
  443. }
  444. }
  445. unlock:
  446. mutex_unlock(&fimc->lock);
  447. return ret;
  448. }
  449. static int fimc_capture_close(struct file *file)
  450. {
  451. struct fimc_dev *fimc = video_drvdata(file);
  452. int ret;
  453. dbg("pid: %d, state: 0x%lx", task_pid_nr(current), fimc->state);
  454. mutex_lock(&fimc->lock);
  455. if (--fimc->vid_cap.refcnt == 0) {
  456. clear_bit(ST_CAPT_BUSY, &fimc->state);
  457. fimc_stop_capture(fimc, false);
  458. fimc_pipeline_call(fimc, close, &fimc->pipeline);
  459. clear_bit(ST_CAPT_SUSPENDED, &fimc->state);
  460. }
  461. pm_runtime_put(&fimc->pdev->dev);
  462. if (fimc->vid_cap.refcnt == 0) {
  463. vb2_queue_release(&fimc->vid_cap.vbq);
  464. fimc_ctrls_delete(fimc->vid_cap.ctx);
  465. }
  466. ret = v4l2_fh_release(file);
  467. mutex_unlock(&fimc->lock);
  468. return ret;
  469. }
  470. static unsigned int fimc_capture_poll(struct file *file,
  471. struct poll_table_struct *wait)
  472. {
  473. struct fimc_dev *fimc = video_drvdata(file);
  474. int ret;
  475. if (mutex_lock_interruptible(&fimc->lock))
  476. return POLL_ERR;
  477. ret = vb2_poll(&fimc->vid_cap.vbq, file, wait);
  478. mutex_unlock(&fimc->lock);
  479. return ret;
  480. }
  481. static int fimc_capture_mmap(struct file *file, struct vm_area_struct *vma)
  482. {
  483. struct fimc_dev *fimc = video_drvdata(file);
  484. int ret;
  485. if (mutex_lock_interruptible(&fimc->lock))
  486. return -ERESTARTSYS;
  487. ret = vb2_mmap(&fimc->vid_cap.vbq, vma);
  488. mutex_unlock(&fimc->lock);
  489. return ret;
  490. }
  491. static const struct v4l2_file_operations fimc_capture_fops = {
  492. .owner = THIS_MODULE,
  493. .open = fimc_capture_open,
  494. .release = fimc_capture_close,
  495. .poll = fimc_capture_poll,
  496. .unlocked_ioctl = video_ioctl2,
  497. .mmap = fimc_capture_mmap,
  498. };
  499. /*
  500. * Format and crop negotiation helpers
  501. */
  502. static struct fimc_fmt *fimc_capture_try_format(struct fimc_ctx *ctx,
  503. u32 *width, u32 *height,
  504. u32 *code, u32 *fourcc, int pad)
  505. {
  506. bool rotation = ctx->rotation == 90 || ctx->rotation == 270;
  507. struct fimc_dev *fimc = ctx->fimc_dev;
  508. const struct fimc_variant *var = fimc->variant;
  509. const struct fimc_pix_limit *pl = var->pix_limit;
  510. struct fimc_frame *dst = &ctx->d_frame;
  511. u32 depth, min_w, max_w, min_h, align_h = 3;
  512. u32 mask = FMT_FLAGS_CAM;
  513. struct fimc_fmt *ffmt;
  514. /* Conversion from/to JPEG or User Defined format is not supported */
  515. if (code && ctx->s_frame.fmt && pad == FIMC_SD_PAD_SOURCE &&
  516. fimc_fmt_is_user_defined(ctx->s_frame.fmt->color))
  517. *code = ctx->s_frame.fmt->mbus_code;
  518. if (fourcc && *fourcc != V4L2_PIX_FMT_JPEG && pad != FIMC_SD_PAD_SINK)
  519. mask |= FMT_FLAGS_M2M;
  520. ffmt = fimc_find_format(fourcc, code, mask, 0);
  521. if (WARN_ON(!ffmt))
  522. return NULL;
  523. if (code)
  524. *code = ffmt->mbus_code;
  525. if (fourcc)
  526. *fourcc = ffmt->fourcc;
  527. if (pad == FIMC_SD_PAD_SINK) {
  528. max_w = fimc_fmt_is_user_defined(ffmt->color) ?
  529. pl->scaler_dis_w : pl->scaler_en_w;
  530. /* Apply the camera input interface pixel constraints */
  531. v4l_bound_align_image(width, max_t(u32, *width, 32), max_w, 4,
  532. height, max_t(u32, *height, 32),
  533. FIMC_CAMIF_MAX_HEIGHT,
  534. fimc_fmt_is_user_defined(ffmt->color) ?
  535. 3 : 1,
  536. 0);
  537. return ffmt;
  538. }
  539. /* Can't scale or crop in transparent (JPEG) transfer mode */
  540. if (fimc_fmt_is_user_defined(ffmt->color)) {
  541. *width = ctx->s_frame.f_width;
  542. *height = ctx->s_frame.f_height;
  543. return ffmt;
  544. }
  545. /* Apply the scaler and the output DMA constraints */
  546. max_w = rotation ? pl->out_rot_en_w : pl->out_rot_dis_w;
  547. if (ctx->state & FIMC_COMPOSE) {
  548. min_w = dst->offs_h + dst->width;
  549. min_h = dst->offs_v + dst->height;
  550. } else {
  551. min_w = var->min_out_pixsize;
  552. min_h = var->min_out_pixsize;
  553. }
  554. if (var->min_vsize_align == 1 && !rotation)
  555. align_h = fimc_fmt_is_rgb(ffmt->color) ? 0 : 1;
  556. depth = fimc_get_format_depth(ffmt);
  557. v4l_bound_align_image(width, min_w, max_w,
  558. ffs(var->min_out_pixsize) - 1,
  559. height, min_h, FIMC_CAMIF_MAX_HEIGHT,
  560. align_h,
  561. 64/(ALIGN(depth, 8)));
  562. dbg("pad%d: code: 0x%x, %dx%d. dst fmt: %dx%d",
  563. pad, code ? *code : 0, *width, *height,
  564. dst->f_width, dst->f_height);
  565. return ffmt;
  566. }
  567. static void fimc_capture_try_selection(struct fimc_ctx *ctx,
  568. struct v4l2_rect *r,
  569. int target)
  570. {
  571. bool rotate = ctx->rotation == 90 || ctx->rotation == 270;
  572. struct fimc_dev *fimc = ctx->fimc_dev;
  573. const struct fimc_variant *var = fimc->variant;
  574. const struct fimc_pix_limit *pl = var->pix_limit;
  575. struct fimc_frame *sink = &ctx->s_frame;
  576. u32 max_w, max_h, min_w = 0, min_h = 0, min_sz;
  577. u32 align_sz = 0, align_h = 4;
  578. u32 max_sc_h, max_sc_v;
  579. /* In JPEG transparent transfer mode cropping is not supported */
  580. if (fimc_fmt_is_user_defined(ctx->d_frame.fmt->color)) {
  581. r->width = sink->f_width;
  582. r->height = sink->f_height;
  583. r->left = r->top = 0;
  584. return;
  585. }
  586. if (target == V4L2_SEL_TGT_COMPOSE) {
  587. if (ctx->rotation != 90 && ctx->rotation != 270)
  588. align_h = 1;
  589. max_sc_h = min(SCALER_MAX_HRATIO, 1 << (ffs(sink->width) - 3));
  590. max_sc_v = min(SCALER_MAX_VRATIO, 1 << (ffs(sink->height) - 1));
  591. min_sz = var->min_out_pixsize;
  592. } else {
  593. u32 depth = fimc_get_format_depth(sink->fmt);
  594. align_sz = 64/ALIGN(depth, 8);
  595. min_sz = var->min_inp_pixsize;
  596. min_w = min_h = min_sz;
  597. max_sc_h = max_sc_v = 1;
  598. }
  599. /*
  600. * For the compose rectangle the following constraints must be met:
  601. * - it must fit in the sink pad format rectangle (f_width/f_height);
  602. * - maximum downscaling ratio is 64;
  603. * - maximum crop size depends if the rotator is used or not;
  604. * - the sink pad format width/height must be 4 multiple of the
  605. * prescaler ratios determined by sink pad size and source pad crop,
  606. * the prescaler ratio is returned by fimc_get_scaler_factor().
  607. */
  608. max_w = min_t(u32,
  609. rotate ? pl->out_rot_en_w : pl->out_rot_dis_w,
  610. rotate ? sink->f_height : sink->f_width);
  611. max_h = min_t(u32, FIMC_CAMIF_MAX_HEIGHT, sink->f_height);
  612. if (target == V4L2_SEL_TGT_COMPOSE) {
  613. min_w = min_t(u32, max_w, sink->f_width / max_sc_h);
  614. min_h = min_t(u32, max_h, sink->f_height / max_sc_v);
  615. if (rotate) {
  616. swap(max_sc_h, max_sc_v);
  617. swap(min_w, min_h);
  618. }
  619. }
  620. v4l_bound_align_image(&r->width, min_w, max_w, ffs(min_sz) - 1,
  621. &r->height, min_h, max_h, align_h,
  622. align_sz);
  623. /* Adjust left/top if crop/compose rectangle is out of bounds */
  624. r->left = clamp_t(u32, r->left, 0, sink->f_width - r->width);
  625. r->top = clamp_t(u32, r->top, 0, sink->f_height - r->height);
  626. r->left = round_down(r->left, var->hor_offs_align);
  627. dbg("target %#x: (%d,%d)/%dx%d, sink fmt: %dx%d",
  628. target, r->left, r->top, r->width, r->height,
  629. sink->f_width, sink->f_height);
  630. }
  631. /*
  632. * The video node ioctl operations
  633. */
  634. static int fimc_vidioc_querycap_capture(struct file *file, void *priv,
  635. struct v4l2_capability *cap)
  636. {
  637. struct fimc_dev *fimc = video_drvdata(file);
  638. strncpy(cap->driver, fimc->pdev->name, sizeof(cap->driver) - 1);
  639. strncpy(cap->card, fimc->pdev->name, sizeof(cap->card) - 1);
  640. cap->bus_info[0] = 0;
  641. cap->capabilities = V4L2_CAP_STREAMING | V4L2_CAP_VIDEO_CAPTURE_MPLANE;
  642. return 0;
  643. }
  644. static int fimc_cap_enum_fmt_mplane(struct file *file, void *priv,
  645. struct v4l2_fmtdesc *f)
  646. {
  647. struct fimc_fmt *fmt;
  648. fmt = fimc_find_format(NULL, NULL, FMT_FLAGS_CAM | FMT_FLAGS_M2M,
  649. f->index);
  650. if (!fmt)
  651. return -EINVAL;
  652. strncpy(f->description, fmt->name, sizeof(f->description) - 1);
  653. f->pixelformat = fmt->fourcc;
  654. if (fmt->fourcc == V4L2_MBUS_FMT_JPEG_1X8)
  655. f->flags |= V4L2_FMT_FLAG_COMPRESSED;
  656. return 0;
  657. }
  658. static struct media_entity *fimc_pipeline_get_head(struct media_entity *me)
  659. {
  660. struct media_pad *pad = &me->pads[0];
  661. while (!(pad->flags & MEDIA_PAD_FL_SOURCE)) {
  662. pad = media_entity_remote_source(pad);
  663. if (!pad)
  664. break;
  665. me = pad->entity;
  666. pad = &me->pads[0];
  667. }
  668. return me;
  669. }
  670. /**
  671. * fimc_pipeline_try_format - negotiate and/or set formats at pipeline
  672. * elements
  673. * @ctx: FIMC capture context
  674. * @tfmt: media bus format to try/set on subdevs
  675. * @fmt_id: fimc pixel format id corresponding to returned @tfmt (output)
  676. * @set: true to set format on subdevs, false to try only
  677. */
  678. static int fimc_pipeline_try_format(struct fimc_ctx *ctx,
  679. struct v4l2_mbus_framefmt *tfmt,
  680. struct fimc_fmt **fmt_id,
  681. bool set)
  682. {
  683. struct fimc_dev *fimc = ctx->fimc_dev;
  684. struct v4l2_subdev *sd = fimc->pipeline.subdevs[IDX_SENSOR];
  685. struct v4l2_subdev_format sfmt;
  686. struct v4l2_mbus_framefmt *mf = &sfmt.format;
  687. struct media_entity *me;
  688. struct fimc_fmt *ffmt;
  689. struct media_pad *pad;
  690. int ret, i = 1;
  691. u32 fcc;
  692. if (WARN_ON(!sd || !tfmt))
  693. return -EINVAL;
  694. memset(&sfmt, 0, sizeof(sfmt));
  695. sfmt.format = *tfmt;
  696. sfmt.which = set ? V4L2_SUBDEV_FORMAT_ACTIVE : V4L2_SUBDEV_FORMAT_TRY;
  697. me = fimc_pipeline_get_head(&sd->entity);
  698. while (1) {
  699. ffmt = fimc_find_format(NULL, mf->code != 0 ? &mf->code : NULL,
  700. FMT_FLAGS_CAM, i++);
  701. if (ffmt == NULL) {
  702. /*
  703. * Notify user-space if common pixel code for
  704. * host and sensor does not exist.
  705. */
  706. return -EINVAL;
  707. }
  708. mf->code = tfmt->code = ffmt->mbus_code;
  709. /* set format on all pipeline subdevs */
  710. while (me != &fimc->vid_cap.subdev.entity) {
  711. sd = media_entity_to_v4l2_subdev(me);
  712. sfmt.pad = 0;
  713. ret = v4l2_subdev_call(sd, pad, set_fmt, NULL, &sfmt);
  714. if (ret)
  715. return ret;
  716. if (me->pads[0].flags & MEDIA_PAD_FL_SINK) {
  717. sfmt.pad = me->num_pads - 1;
  718. mf->code = tfmt->code;
  719. ret = v4l2_subdev_call(sd, pad, set_fmt, NULL,
  720. &sfmt);
  721. if (ret)
  722. return ret;
  723. }
  724. pad = media_entity_remote_source(&me->pads[sfmt.pad]);
  725. if (!pad)
  726. return -EINVAL;
  727. me = pad->entity;
  728. }
  729. if (mf->code != tfmt->code)
  730. continue;
  731. fcc = ffmt->fourcc;
  732. tfmt->width = mf->width;
  733. tfmt->height = mf->height;
  734. ffmt = fimc_capture_try_format(ctx, &tfmt->width, &tfmt->height,
  735. NULL, &fcc, FIMC_SD_PAD_SINK);
  736. ffmt = fimc_capture_try_format(ctx, &tfmt->width, &tfmt->height,
  737. NULL, &fcc, FIMC_SD_PAD_SOURCE);
  738. if (ffmt && ffmt->mbus_code)
  739. mf->code = ffmt->mbus_code;
  740. if (mf->width != tfmt->width || mf->height != tfmt->height)
  741. continue;
  742. tfmt->code = mf->code;
  743. break;
  744. }
  745. if (fmt_id && ffmt)
  746. *fmt_id = ffmt;
  747. *tfmt = *mf;
  748. return 0;
  749. }
  750. /**
  751. * fimc_get_sensor_frame_desc - query the sensor for media bus frame parameters
  752. * @sensor: pointer to the sensor subdev
  753. * @plane_fmt: provides plane sizes corresponding to the frame layout entries
  754. * @try: true to set the frame parameters, false to query only
  755. *
  756. * This function is used by this driver only for compressed/blob data formats.
  757. */
  758. static int fimc_get_sensor_frame_desc(struct v4l2_subdev *sensor,
  759. struct v4l2_plane_pix_format *plane_fmt,
  760. unsigned int num_planes, bool try)
  761. {
  762. struct v4l2_mbus_frame_desc fd;
  763. int i, ret;
  764. int pad;
  765. for (i = 0; i < num_planes; i++)
  766. fd.entry[i].length = plane_fmt[i].sizeimage;
  767. pad = sensor->entity.num_pads - 1;
  768. if (try)
  769. ret = v4l2_subdev_call(sensor, pad, set_frame_desc, pad, &fd);
  770. else
  771. ret = v4l2_subdev_call(sensor, pad, get_frame_desc, pad, &fd);
  772. if (ret < 0)
  773. return ret;
  774. if (num_planes != fd.num_entries)
  775. return -EINVAL;
  776. for (i = 0; i < num_planes; i++)
  777. plane_fmt[i].sizeimage = fd.entry[i].length;
  778. if (fd.entry[0].length > FIMC_MAX_JPEG_BUF_SIZE) {
  779. v4l2_err(sensor->v4l2_dev, "Unsupported buffer size: %u\n",
  780. fd.entry[0].length);
  781. return -EINVAL;
  782. }
  783. return 0;
  784. }
  785. static int fimc_cap_g_fmt_mplane(struct file *file, void *fh,
  786. struct v4l2_format *f)
  787. {
  788. struct fimc_dev *fimc = video_drvdata(file);
  789. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  790. return fimc_fill_format(&ctx->d_frame, f);
  791. }
  792. static int fimc_cap_try_fmt_mplane(struct file *file, void *fh,
  793. struct v4l2_format *f)
  794. {
  795. struct v4l2_pix_format_mplane *pix = &f->fmt.pix_mp;
  796. struct fimc_dev *fimc = video_drvdata(file);
  797. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  798. struct v4l2_mbus_framefmt mf;
  799. struct fimc_fmt *ffmt = NULL;
  800. if (fimc_jpeg_fourcc(pix->pixelformat)) {
  801. fimc_capture_try_format(ctx, &pix->width, &pix->height,
  802. NULL, &pix->pixelformat,
  803. FIMC_SD_PAD_SINK);
  804. ctx->s_frame.f_width = pix->width;
  805. ctx->s_frame.f_height = pix->height;
  806. }
  807. ffmt = fimc_capture_try_format(ctx, &pix->width, &pix->height,
  808. NULL, &pix->pixelformat,
  809. FIMC_SD_PAD_SOURCE);
  810. if (!ffmt)
  811. return -EINVAL;
  812. if (!fimc->vid_cap.user_subdev_api) {
  813. mf.width = pix->width;
  814. mf.height = pix->height;
  815. mf.code = ffmt->mbus_code;
  816. fimc_md_graph_lock(fimc);
  817. fimc_pipeline_try_format(ctx, &mf, &ffmt, false);
  818. fimc_md_graph_unlock(fimc);
  819. pix->width = mf.width;
  820. pix->height = mf.height;
  821. if (ffmt)
  822. pix->pixelformat = ffmt->fourcc;
  823. }
  824. fimc_adjust_mplane_format(ffmt, pix->width, pix->height, pix);
  825. if (ffmt->flags & FMT_FLAGS_COMPRESSED)
  826. fimc_get_sensor_frame_desc(fimc->pipeline.subdevs[IDX_SENSOR],
  827. pix->plane_fmt, ffmt->memplanes, true);
  828. return 0;
  829. }
  830. static void fimc_capture_mark_jpeg_xfer(struct fimc_ctx *ctx,
  831. enum fimc_color_fmt color)
  832. {
  833. bool jpeg = fimc_fmt_is_user_defined(color);
  834. ctx->scaler.enabled = !jpeg;
  835. fimc_ctrls_activate(ctx, !jpeg);
  836. if (jpeg)
  837. set_bit(ST_CAPT_JPEG, &ctx->fimc_dev->state);
  838. else
  839. clear_bit(ST_CAPT_JPEG, &ctx->fimc_dev->state);
  840. }
  841. static int fimc_capture_set_format(struct fimc_dev *fimc, struct v4l2_format *f)
  842. {
  843. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  844. struct v4l2_pix_format_mplane *pix = &f->fmt.pix_mp;
  845. struct v4l2_mbus_framefmt *mf = &fimc->vid_cap.mf;
  846. struct fimc_frame *ff = &ctx->d_frame;
  847. struct fimc_fmt *s_fmt = NULL;
  848. int ret, i;
  849. if (vb2_is_busy(&fimc->vid_cap.vbq))
  850. return -EBUSY;
  851. /* Pre-configure format at camera interface input, for JPEG only */
  852. if (fimc_jpeg_fourcc(pix->pixelformat)) {
  853. fimc_capture_try_format(ctx, &pix->width, &pix->height,
  854. NULL, &pix->pixelformat,
  855. FIMC_SD_PAD_SINK);
  856. ctx->s_frame.f_width = pix->width;
  857. ctx->s_frame.f_height = pix->height;
  858. }
  859. /* Try the format at the scaler and the DMA output */
  860. ff->fmt = fimc_capture_try_format(ctx, &pix->width, &pix->height,
  861. NULL, &pix->pixelformat,
  862. FIMC_SD_PAD_SOURCE);
  863. if (!ff->fmt)
  864. return -EINVAL;
  865. /* Update RGB Alpha control state and value range */
  866. fimc_alpha_ctrl_update(ctx);
  867. /* Try to match format at the host and the sensor */
  868. if (!fimc->vid_cap.user_subdev_api) {
  869. mf->code = ff->fmt->mbus_code;
  870. mf->width = pix->width;
  871. mf->height = pix->height;
  872. fimc_md_graph_lock(fimc);
  873. ret = fimc_pipeline_try_format(ctx, mf, &s_fmt, true);
  874. fimc_md_graph_unlock(fimc);
  875. if (ret)
  876. return ret;
  877. pix->width = mf->width;
  878. pix->height = mf->height;
  879. }
  880. fimc_adjust_mplane_format(ff->fmt, pix->width, pix->height, pix);
  881. if (ff->fmt->flags & FMT_FLAGS_COMPRESSED) {
  882. ret = fimc_get_sensor_frame_desc(fimc->pipeline.subdevs[IDX_SENSOR],
  883. pix->plane_fmt, ff->fmt->memplanes,
  884. true);
  885. if (ret < 0)
  886. return ret;
  887. }
  888. for (i = 0; i < ff->fmt->memplanes; i++)
  889. ff->payload[i] = pix->plane_fmt[i].sizeimage;
  890. set_frame_bounds(ff, pix->width, pix->height);
  891. /* Reset the composition rectangle if not yet configured */
  892. if (!(ctx->state & FIMC_COMPOSE))
  893. set_frame_crop(ff, 0, 0, pix->width, pix->height);
  894. fimc_capture_mark_jpeg_xfer(ctx, ff->fmt->color);
  895. /* Reset cropping and set format at the camera interface input */
  896. if (!fimc->vid_cap.user_subdev_api) {
  897. ctx->s_frame.fmt = s_fmt;
  898. set_frame_bounds(&ctx->s_frame, pix->width, pix->height);
  899. set_frame_crop(&ctx->s_frame, 0, 0, pix->width, pix->height);
  900. }
  901. return ret;
  902. }
  903. static int fimc_cap_s_fmt_mplane(struct file *file, void *priv,
  904. struct v4l2_format *f)
  905. {
  906. struct fimc_dev *fimc = video_drvdata(file);
  907. return fimc_capture_set_format(fimc, f);
  908. }
  909. static int fimc_cap_enum_input(struct file *file, void *priv,
  910. struct v4l2_input *i)
  911. {
  912. struct fimc_dev *fimc = video_drvdata(file);
  913. struct v4l2_subdev *sd = fimc->pipeline.subdevs[IDX_SENSOR];
  914. if (i->index != 0)
  915. return -EINVAL;
  916. i->type = V4L2_INPUT_TYPE_CAMERA;
  917. if (sd)
  918. strlcpy(i->name, sd->name, sizeof(i->name));
  919. return 0;
  920. }
  921. static int fimc_cap_s_input(struct file *file, void *priv, unsigned int i)
  922. {
  923. return i == 0 ? i : -EINVAL;
  924. }
  925. static int fimc_cap_g_input(struct file *file, void *priv, unsigned int *i)
  926. {
  927. *i = 0;
  928. return 0;
  929. }
  930. /**
  931. * fimc_pipeline_validate - check for formats inconsistencies
  932. * between source and sink pad of each link
  933. *
  934. * Return 0 if all formats match or -EPIPE otherwise.
  935. */
  936. static int fimc_pipeline_validate(struct fimc_dev *fimc)
  937. {
  938. struct v4l2_subdev_format sink_fmt, src_fmt;
  939. struct fimc_vid_cap *vid_cap = &fimc->vid_cap;
  940. struct v4l2_subdev *sd;
  941. struct media_pad *pad;
  942. int ret;
  943. /* Start with the video capture node pad */
  944. pad = media_entity_remote_source(&vid_cap->vd_pad);
  945. if (pad == NULL)
  946. return -EPIPE;
  947. /* FIMC.{N} subdevice */
  948. sd = media_entity_to_v4l2_subdev(pad->entity);
  949. while (1) {
  950. /* Retrieve format at the sink pad */
  951. pad = &sd->entity.pads[0];
  952. if (!(pad->flags & MEDIA_PAD_FL_SINK))
  953. break;
  954. /* Don't call FIMC subdev operation to avoid nested locking */
  955. if (sd == &fimc->vid_cap.subdev) {
  956. struct fimc_frame *ff = &vid_cap->ctx->s_frame;
  957. sink_fmt.format.width = ff->f_width;
  958. sink_fmt.format.height = ff->f_height;
  959. sink_fmt.format.code = ff->fmt ? ff->fmt->mbus_code : 0;
  960. } else {
  961. sink_fmt.pad = pad->index;
  962. sink_fmt.which = V4L2_SUBDEV_FORMAT_ACTIVE;
  963. ret = v4l2_subdev_call(sd, pad, get_fmt, NULL, &sink_fmt);
  964. if (ret < 0 && ret != -ENOIOCTLCMD)
  965. return -EPIPE;
  966. }
  967. /* Retrieve format at the source pad */
  968. pad = media_entity_remote_source(pad);
  969. if (pad == NULL ||
  970. media_entity_type(pad->entity) != MEDIA_ENT_T_V4L2_SUBDEV)
  971. break;
  972. sd = media_entity_to_v4l2_subdev(pad->entity);
  973. src_fmt.pad = pad->index;
  974. src_fmt.which = V4L2_SUBDEV_FORMAT_ACTIVE;
  975. ret = v4l2_subdev_call(sd, pad, get_fmt, NULL, &src_fmt);
  976. if (ret < 0 && ret != -ENOIOCTLCMD)
  977. return -EPIPE;
  978. if (src_fmt.format.width != sink_fmt.format.width ||
  979. src_fmt.format.height != sink_fmt.format.height ||
  980. src_fmt.format.code != sink_fmt.format.code)
  981. return -EPIPE;
  982. if (sd == fimc->pipeline.subdevs[IDX_SENSOR] &&
  983. fimc_user_defined_mbus_fmt(src_fmt.format.code)) {
  984. struct v4l2_plane_pix_format plane_fmt[FIMC_MAX_PLANES];
  985. struct fimc_frame *frame = &vid_cap->ctx->d_frame;
  986. unsigned int i;
  987. ret = fimc_get_sensor_frame_desc(sd, plane_fmt,
  988. frame->fmt->memplanes,
  989. false);
  990. if (ret < 0)
  991. return -EPIPE;
  992. for (i = 0; i < frame->fmt->memplanes; i++)
  993. if (frame->payload[i] < plane_fmt[i].sizeimage)
  994. return -EPIPE;
  995. }
  996. }
  997. return 0;
  998. }
  999. static int fimc_cap_streamon(struct file *file, void *priv,
  1000. enum v4l2_buf_type type)
  1001. {
  1002. struct fimc_dev *fimc = video_drvdata(file);
  1003. struct fimc_pipeline *p = &fimc->pipeline;
  1004. struct v4l2_subdev *sd = p->subdevs[IDX_SENSOR];
  1005. int ret;
  1006. if (fimc_capture_active(fimc))
  1007. return -EBUSY;
  1008. ret = media_entity_pipeline_start(&sd->entity, p->m_pipeline);
  1009. if (ret < 0)
  1010. return ret;
  1011. if (fimc->vid_cap.user_subdev_api) {
  1012. ret = fimc_pipeline_validate(fimc);
  1013. if (ret < 0) {
  1014. media_entity_pipeline_stop(&sd->entity);
  1015. return ret;
  1016. }
  1017. }
  1018. return vb2_streamon(&fimc->vid_cap.vbq, type);
  1019. }
  1020. static int fimc_cap_streamoff(struct file *file, void *priv,
  1021. enum v4l2_buf_type type)
  1022. {
  1023. struct fimc_dev *fimc = video_drvdata(file);
  1024. struct v4l2_subdev *sd = fimc->pipeline.subdevs[IDX_SENSOR];
  1025. int ret;
  1026. ret = vb2_streamoff(&fimc->vid_cap.vbq, type);
  1027. if (ret == 0)
  1028. media_entity_pipeline_stop(&sd->entity);
  1029. return ret;
  1030. }
  1031. static int fimc_cap_reqbufs(struct file *file, void *priv,
  1032. struct v4l2_requestbuffers *reqbufs)
  1033. {
  1034. struct fimc_dev *fimc = video_drvdata(file);
  1035. int ret = vb2_reqbufs(&fimc->vid_cap.vbq, reqbufs);
  1036. if (!ret)
  1037. fimc->vid_cap.reqbufs_count = reqbufs->count;
  1038. return ret;
  1039. }
  1040. static int fimc_cap_querybuf(struct file *file, void *priv,
  1041. struct v4l2_buffer *buf)
  1042. {
  1043. struct fimc_dev *fimc = video_drvdata(file);
  1044. return vb2_querybuf(&fimc->vid_cap.vbq, buf);
  1045. }
  1046. static int fimc_cap_qbuf(struct file *file, void *priv,
  1047. struct v4l2_buffer *buf)
  1048. {
  1049. struct fimc_dev *fimc = video_drvdata(file);
  1050. return vb2_qbuf(&fimc->vid_cap.vbq, buf);
  1051. }
  1052. static int fimc_cap_expbuf(struct file *file, void *priv,
  1053. struct v4l2_exportbuffer *eb)
  1054. {
  1055. struct fimc_dev *fimc = video_drvdata(file);
  1056. return vb2_expbuf(&fimc->vid_cap.vbq, eb);
  1057. }
  1058. static int fimc_cap_dqbuf(struct file *file, void *priv,
  1059. struct v4l2_buffer *buf)
  1060. {
  1061. struct fimc_dev *fimc = video_drvdata(file);
  1062. return vb2_dqbuf(&fimc->vid_cap.vbq, buf, file->f_flags & O_NONBLOCK);
  1063. }
  1064. static int fimc_cap_create_bufs(struct file *file, void *priv,
  1065. struct v4l2_create_buffers *create)
  1066. {
  1067. struct fimc_dev *fimc = video_drvdata(file);
  1068. return vb2_create_bufs(&fimc->vid_cap.vbq, create);
  1069. }
  1070. static int fimc_cap_prepare_buf(struct file *file, void *priv,
  1071. struct v4l2_buffer *b)
  1072. {
  1073. struct fimc_dev *fimc = video_drvdata(file);
  1074. return vb2_prepare_buf(&fimc->vid_cap.vbq, b);
  1075. }
  1076. static int fimc_cap_g_selection(struct file *file, void *fh,
  1077. struct v4l2_selection *s)
  1078. {
  1079. struct fimc_dev *fimc = video_drvdata(file);
  1080. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1081. struct fimc_frame *f = &ctx->s_frame;
  1082. if (s->type != V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE)
  1083. return -EINVAL;
  1084. switch (s->target) {
  1085. case V4L2_SEL_TGT_COMPOSE_DEFAULT:
  1086. case V4L2_SEL_TGT_COMPOSE_BOUNDS:
  1087. f = &ctx->d_frame;
  1088. case V4L2_SEL_TGT_CROP_BOUNDS:
  1089. case V4L2_SEL_TGT_CROP_DEFAULT:
  1090. s->r.left = 0;
  1091. s->r.top = 0;
  1092. s->r.width = f->o_width;
  1093. s->r.height = f->o_height;
  1094. return 0;
  1095. case V4L2_SEL_TGT_COMPOSE:
  1096. f = &ctx->d_frame;
  1097. case V4L2_SEL_TGT_CROP:
  1098. s->r.left = f->offs_h;
  1099. s->r.top = f->offs_v;
  1100. s->r.width = f->width;
  1101. s->r.height = f->height;
  1102. return 0;
  1103. }
  1104. return -EINVAL;
  1105. }
  1106. /* Return 1 if rectangle a is enclosed in rectangle b, or 0 otherwise. */
  1107. static int enclosed_rectangle(struct v4l2_rect *a, struct v4l2_rect *b)
  1108. {
  1109. if (a->left < b->left || a->top < b->top)
  1110. return 0;
  1111. if (a->left + a->width > b->left + b->width)
  1112. return 0;
  1113. if (a->top + a->height > b->top + b->height)
  1114. return 0;
  1115. return 1;
  1116. }
  1117. static int fimc_cap_s_selection(struct file *file, void *fh,
  1118. struct v4l2_selection *s)
  1119. {
  1120. struct fimc_dev *fimc = video_drvdata(file);
  1121. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1122. struct v4l2_rect rect = s->r;
  1123. struct fimc_frame *f;
  1124. unsigned long flags;
  1125. if (s->type != V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE)
  1126. return -EINVAL;
  1127. if (s->target == V4L2_SEL_TGT_COMPOSE)
  1128. f = &ctx->d_frame;
  1129. else if (s->target == V4L2_SEL_TGT_CROP)
  1130. f = &ctx->s_frame;
  1131. else
  1132. return -EINVAL;
  1133. fimc_capture_try_selection(ctx, &rect, s->target);
  1134. if (s->flags & V4L2_SEL_FLAG_LE &&
  1135. !enclosed_rectangle(&rect, &s->r))
  1136. return -ERANGE;
  1137. if (s->flags & V4L2_SEL_FLAG_GE &&
  1138. !enclosed_rectangle(&s->r, &rect))
  1139. return -ERANGE;
  1140. s->r = rect;
  1141. spin_lock_irqsave(&fimc->slock, flags);
  1142. set_frame_crop(f, s->r.left, s->r.top, s->r.width,
  1143. s->r.height);
  1144. spin_unlock_irqrestore(&fimc->slock, flags);
  1145. set_bit(ST_CAPT_APPLY_CFG, &fimc->state);
  1146. return 0;
  1147. }
  1148. static const struct v4l2_ioctl_ops fimc_capture_ioctl_ops = {
  1149. .vidioc_querycap = fimc_vidioc_querycap_capture,
  1150. .vidioc_enum_fmt_vid_cap_mplane = fimc_cap_enum_fmt_mplane,
  1151. .vidioc_try_fmt_vid_cap_mplane = fimc_cap_try_fmt_mplane,
  1152. .vidioc_s_fmt_vid_cap_mplane = fimc_cap_s_fmt_mplane,
  1153. .vidioc_g_fmt_vid_cap_mplane = fimc_cap_g_fmt_mplane,
  1154. .vidioc_reqbufs = fimc_cap_reqbufs,
  1155. .vidioc_querybuf = fimc_cap_querybuf,
  1156. .vidioc_qbuf = fimc_cap_qbuf,
  1157. .vidioc_dqbuf = fimc_cap_dqbuf,
  1158. .vidioc_expbuf = fimc_cap_expbuf,
  1159. .vidioc_prepare_buf = fimc_cap_prepare_buf,
  1160. .vidioc_create_bufs = fimc_cap_create_bufs,
  1161. .vidioc_streamon = fimc_cap_streamon,
  1162. .vidioc_streamoff = fimc_cap_streamoff,
  1163. .vidioc_g_selection = fimc_cap_g_selection,
  1164. .vidioc_s_selection = fimc_cap_s_selection,
  1165. .vidioc_enum_input = fimc_cap_enum_input,
  1166. .vidioc_s_input = fimc_cap_s_input,
  1167. .vidioc_g_input = fimc_cap_g_input,
  1168. };
  1169. /* Capture subdev media entity operations */
  1170. static int fimc_link_setup(struct media_entity *entity,
  1171. const struct media_pad *local,
  1172. const struct media_pad *remote, u32 flags)
  1173. {
  1174. struct v4l2_subdev *sd = media_entity_to_v4l2_subdev(entity);
  1175. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1176. if (media_entity_type(remote->entity) != MEDIA_ENT_T_V4L2_SUBDEV)
  1177. return -EINVAL;
  1178. if (WARN_ON(fimc == NULL))
  1179. return 0;
  1180. dbg("%s --> %s, flags: 0x%x. input: 0x%x",
  1181. local->entity->name, remote->entity->name, flags,
  1182. fimc->vid_cap.input);
  1183. if (flags & MEDIA_LNK_FL_ENABLED) {
  1184. if (fimc->vid_cap.input != 0)
  1185. return -EBUSY;
  1186. fimc->vid_cap.input = sd->grp_id;
  1187. return 0;
  1188. }
  1189. fimc->vid_cap.input = 0;
  1190. return 0;
  1191. }
  1192. static const struct media_entity_operations fimc_sd_media_ops = {
  1193. .link_setup = fimc_link_setup,
  1194. };
  1195. /**
  1196. * fimc_sensor_notify - v4l2_device notification from a sensor subdev
  1197. * @sd: pointer to a subdev generating the notification
  1198. * @notification: the notification type, must be S5P_FIMC_TX_END_NOTIFY
  1199. * @arg: pointer to an u32 type integer that stores the frame payload value
  1200. *
  1201. * The End Of Frame notification sent by sensor subdev in its still capture
  1202. * mode. If there is only a single VSYNC generated by the sensor at the
  1203. * beginning of a frame transmission, FIMC does not issue the LastIrq
  1204. * (end of frame) interrupt. And this notification is used to complete the
  1205. * frame capture and returning a buffer to user-space. Subdev drivers should
  1206. * call this notification from their last 'End of frame capture' interrupt.
  1207. */
  1208. void fimc_sensor_notify(struct v4l2_subdev *sd, unsigned int notification,
  1209. void *arg)
  1210. {
  1211. struct fimc_sensor_info *sensor;
  1212. struct fimc_vid_buffer *buf;
  1213. struct fimc_md *fmd;
  1214. struct fimc_dev *fimc;
  1215. unsigned long flags;
  1216. if (sd == NULL)
  1217. return;
  1218. sensor = v4l2_get_subdev_hostdata(sd);
  1219. fmd = entity_to_fimc_mdev(&sd->entity);
  1220. spin_lock_irqsave(&fmd->slock, flags);
  1221. fimc = sensor ? sensor->host : NULL;
  1222. if (fimc && arg && notification == S5P_FIMC_TX_END_NOTIFY &&
  1223. test_bit(ST_CAPT_PEND, &fimc->state)) {
  1224. unsigned long irq_flags;
  1225. spin_lock_irqsave(&fimc->slock, irq_flags);
  1226. if (!list_empty(&fimc->vid_cap.active_buf_q)) {
  1227. buf = list_entry(fimc->vid_cap.active_buf_q.next,
  1228. struct fimc_vid_buffer, list);
  1229. vb2_set_plane_payload(&buf->vb, 0, *((u32 *)arg));
  1230. }
  1231. fimc_capture_irq_handler(fimc, 1);
  1232. fimc_deactivate_capture(fimc);
  1233. spin_unlock_irqrestore(&fimc->slock, irq_flags);
  1234. }
  1235. spin_unlock_irqrestore(&fmd->slock, flags);
  1236. }
  1237. static int fimc_subdev_enum_mbus_code(struct v4l2_subdev *sd,
  1238. struct v4l2_subdev_fh *fh,
  1239. struct v4l2_subdev_mbus_code_enum *code)
  1240. {
  1241. struct fimc_fmt *fmt;
  1242. fmt = fimc_find_format(NULL, NULL, FMT_FLAGS_CAM, code->index);
  1243. if (!fmt)
  1244. return -EINVAL;
  1245. code->code = fmt->mbus_code;
  1246. return 0;
  1247. }
  1248. static int fimc_subdev_get_fmt(struct v4l2_subdev *sd,
  1249. struct v4l2_subdev_fh *fh,
  1250. struct v4l2_subdev_format *fmt)
  1251. {
  1252. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1253. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1254. struct v4l2_mbus_framefmt *mf;
  1255. struct fimc_frame *ff;
  1256. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  1257. mf = v4l2_subdev_get_try_format(fh, fmt->pad);
  1258. fmt->format = *mf;
  1259. return 0;
  1260. }
  1261. mf = &fmt->format;
  1262. mf->colorspace = V4L2_COLORSPACE_JPEG;
  1263. ff = fmt->pad == FIMC_SD_PAD_SINK ? &ctx->s_frame : &ctx->d_frame;
  1264. mutex_lock(&fimc->lock);
  1265. /* The pixel code is same on both input and output pad */
  1266. if (!WARN_ON(ctx->s_frame.fmt == NULL))
  1267. mf->code = ctx->s_frame.fmt->mbus_code;
  1268. mf->width = ff->f_width;
  1269. mf->height = ff->f_height;
  1270. mutex_unlock(&fimc->lock);
  1271. return 0;
  1272. }
  1273. static int fimc_subdev_set_fmt(struct v4l2_subdev *sd,
  1274. struct v4l2_subdev_fh *fh,
  1275. struct v4l2_subdev_format *fmt)
  1276. {
  1277. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1278. struct v4l2_mbus_framefmt *mf = &fmt->format;
  1279. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1280. struct fimc_frame *ff;
  1281. struct fimc_fmt *ffmt;
  1282. dbg("pad%d: code: 0x%x, %dx%d",
  1283. fmt->pad, mf->code, mf->width, mf->height);
  1284. if (fmt->pad == FIMC_SD_PAD_SOURCE &&
  1285. vb2_is_busy(&fimc->vid_cap.vbq))
  1286. return -EBUSY;
  1287. mutex_lock(&fimc->lock);
  1288. ffmt = fimc_capture_try_format(ctx, &mf->width, &mf->height,
  1289. &mf->code, NULL, fmt->pad);
  1290. mutex_unlock(&fimc->lock);
  1291. mf->colorspace = V4L2_COLORSPACE_JPEG;
  1292. if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
  1293. mf = v4l2_subdev_get_try_format(fh, fmt->pad);
  1294. *mf = fmt->format;
  1295. return 0;
  1296. }
  1297. /* There must be a bug in the driver if this happens */
  1298. if (WARN_ON(ffmt == NULL))
  1299. return -EINVAL;
  1300. /* Update RGB Alpha control state and value range */
  1301. fimc_alpha_ctrl_update(ctx);
  1302. fimc_capture_mark_jpeg_xfer(ctx, ffmt->color);
  1303. ff = fmt->pad == FIMC_SD_PAD_SINK ?
  1304. &ctx->s_frame : &ctx->d_frame;
  1305. mutex_lock(&fimc->lock);
  1306. set_frame_bounds(ff, mf->width, mf->height);
  1307. fimc->vid_cap.mf = *mf;
  1308. ff->fmt = ffmt;
  1309. /* Reset the crop rectangle if required. */
  1310. if (!(fmt->pad == FIMC_SD_PAD_SOURCE && (ctx->state & FIMC_COMPOSE)))
  1311. set_frame_crop(ff, 0, 0, mf->width, mf->height);
  1312. if (fmt->pad == FIMC_SD_PAD_SINK)
  1313. ctx->state &= ~FIMC_COMPOSE;
  1314. mutex_unlock(&fimc->lock);
  1315. return 0;
  1316. }
  1317. static int fimc_subdev_get_selection(struct v4l2_subdev *sd,
  1318. struct v4l2_subdev_fh *fh,
  1319. struct v4l2_subdev_selection *sel)
  1320. {
  1321. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1322. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1323. struct fimc_frame *f = &ctx->s_frame;
  1324. struct v4l2_rect *r = &sel->r;
  1325. struct v4l2_rect *try_sel;
  1326. if (sel->pad != FIMC_SD_PAD_SINK)
  1327. return -EINVAL;
  1328. mutex_lock(&fimc->lock);
  1329. switch (sel->target) {
  1330. case V4L2_SEL_TGT_COMPOSE_BOUNDS:
  1331. f = &ctx->d_frame;
  1332. case V4L2_SEL_TGT_CROP_BOUNDS:
  1333. r->width = f->o_width;
  1334. r->height = f->o_height;
  1335. r->left = 0;
  1336. r->top = 0;
  1337. mutex_unlock(&fimc->lock);
  1338. return 0;
  1339. case V4L2_SEL_TGT_CROP:
  1340. try_sel = v4l2_subdev_get_try_crop(fh, sel->pad);
  1341. break;
  1342. case V4L2_SEL_TGT_COMPOSE:
  1343. try_sel = v4l2_subdev_get_try_compose(fh, sel->pad);
  1344. f = &ctx->d_frame;
  1345. break;
  1346. default:
  1347. mutex_unlock(&fimc->lock);
  1348. return -EINVAL;
  1349. }
  1350. if (sel->which == V4L2_SUBDEV_FORMAT_TRY) {
  1351. sel->r = *try_sel;
  1352. } else {
  1353. r->left = f->offs_h;
  1354. r->top = f->offs_v;
  1355. r->width = f->width;
  1356. r->height = f->height;
  1357. }
  1358. dbg("target %#x: l:%d, t:%d, %dx%d, f_w: %d, f_h: %d",
  1359. sel->pad, r->left, r->top, r->width, r->height,
  1360. f->f_width, f->f_height);
  1361. mutex_unlock(&fimc->lock);
  1362. return 0;
  1363. }
  1364. static int fimc_subdev_set_selection(struct v4l2_subdev *sd,
  1365. struct v4l2_subdev_fh *fh,
  1366. struct v4l2_subdev_selection *sel)
  1367. {
  1368. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1369. struct fimc_ctx *ctx = fimc->vid_cap.ctx;
  1370. struct fimc_frame *f = &ctx->s_frame;
  1371. struct v4l2_rect *r = &sel->r;
  1372. struct v4l2_rect *try_sel;
  1373. unsigned long flags;
  1374. if (sel->pad != FIMC_SD_PAD_SINK)
  1375. return -EINVAL;
  1376. mutex_lock(&fimc->lock);
  1377. fimc_capture_try_selection(ctx, r, V4L2_SEL_TGT_CROP);
  1378. switch (sel->target) {
  1379. case V4L2_SEL_TGT_COMPOSE_BOUNDS:
  1380. f = &ctx->d_frame;
  1381. case V4L2_SEL_TGT_CROP_BOUNDS:
  1382. r->width = f->o_width;
  1383. r->height = f->o_height;
  1384. r->left = 0;
  1385. r->top = 0;
  1386. mutex_unlock(&fimc->lock);
  1387. return 0;
  1388. case V4L2_SEL_TGT_CROP:
  1389. try_sel = v4l2_subdev_get_try_crop(fh, sel->pad);
  1390. break;
  1391. case V4L2_SEL_TGT_COMPOSE:
  1392. try_sel = v4l2_subdev_get_try_compose(fh, sel->pad);
  1393. f = &ctx->d_frame;
  1394. break;
  1395. default:
  1396. mutex_unlock(&fimc->lock);
  1397. return -EINVAL;
  1398. }
  1399. if (sel->which == V4L2_SUBDEV_FORMAT_TRY) {
  1400. *try_sel = sel->r;
  1401. } else {
  1402. spin_lock_irqsave(&fimc->slock, flags);
  1403. set_frame_crop(f, r->left, r->top, r->width, r->height);
  1404. set_bit(ST_CAPT_APPLY_CFG, &fimc->state);
  1405. spin_unlock_irqrestore(&fimc->slock, flags);
  1406. if (sel->target == V4L2_SEL_TGT_COMPOSE)
  1407. ctx->state |= FIMC_COMPOSE;
  1408. }
  1409. dbg("target %#x: (%d,%d)/%dx%d", sel->target, r->left, r->top,
  1410. r->width, r->height);
  1411. mutex_unlock(&fimc->lock);
  1412. return 0;
  1413. }
  1414. static struct v4l2_subdev_pad_ops fimc_subdev_pad_ops = {
  1415. .enum_mbus_code = fimc_subdev_enum_mbus_code,
  1416. .get_selection = fimc_subdev_get_selection,
  1417. .set_selection = fimc_subdev_set_selection,
  1418. .get_fmt = fimc_subdev_get_fmt,
  1419. .set_fmt = fimc_subdev_set_fmt,
  1420. };
  1421. static struct v4l2_subdev_ops fimc_subdev_ops = {
  1422. .pad = &fimc_subdev_pad_ops,
  1423. };
  1424. /* Set default format at the sensor and host interface */
  1425. static int fimc_capture_set_default_format(struct fimc_dev *fimc)
  1426. {
  1427. struct v4l2_format fmt = {
  1428. .type = V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE,
  1429. .fmt.pix_mp = {
  1430. .width = 640,
  1431. .height = 480,
  1432. .pixelformat = V4L2_PIX_FMT_YUYV,
  1433. .field = V4L2_FIELD_NONE,
  1434. .colorspace = V4L2_COLORSPACE_JPEG,
  1435. },
  1436. };
  1437. return fimc_capture_set_format(fimc, &fmt);
  1438. }
  1439. /* fimc->lock must be already initialized */
  1440. static int fimc_register_capture_device(struct fimc_dev *fimc,
  1441. struct v4l2_device *v4l2_dev)
  1442. {
  1443. struct video_device *vfd = &fimc->vid_cap.vfd;
  1444. struct fimc_vid_cap *vid_cap;
  1445. struct fimc_ctx *ctx;
  1446. struct vb2_queue *q;
  1447. int ret = -ENOMEM;
  1448. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  1449. if (!ctx)
  1450. return -ENOMEM;
  1451. ctx->fimc_dev = fimc;
  1452. ctx->in_path = FIMC_IO_CAMERA;
  1453. ctx->out_path = FIMC_IO_DMA;
  1454. ctx->state = FIMC_CTX_CAP;
  1455. ctx->s_frame.fmt = fimc_find_format(NULL, NULL, FMT_FLAGS_CAM, 0);
  1456. ctx->d_frame.fmt = ctx->s_frame.fmt;
  1457. memset(vfd, 0, sizeof(*vfd));
  1458. snprintf(vfd->name, sizeof(vfd->name), "fimc.%d.capture", fimc->id);
  1459. vfd->fops = &fimc_capture_fops;
  1460. vfd->ioctl_ops = &fimc_capture_ioctl_ops;
  1461. vfd->v4l2_dev = v4l2_dev;
  1462. vfd->minor = -1;
  1463. vfd->release = video_device_release_empty;
  1464. vfd->lock = &fimc->lock;
  1465. video_set_drvdata(vfd, fimc);
  1466. vid_cap = &fimc->vid_cap;
  1467. vid_cap->active_buf_cnt = 0;
  1468. vid_cap->reqbufs_count = 0;
  1469. vid_cap->refcnt = 0;
  1470. INIT_LIST_HEAD(&vid_cap->pending_buf_q);
  1471. INIT_LIST_HEAD(&vid_cap->active_buf_q);
  1472. vid_cap->ctx = ctx;
  1473. q = &fimc->vid_cap.vbq;
  1474. memset(q, 0, sizeof(*q));
  1475. q->type = V4L2_BUF_TYPE_VIDEO_CAPTURE_MPLANE;
  1476. q->io_modes = VB2_MMAP | VB2_USERPTR | VB2_DMABUF;
  1477. q->drv_priv = fimc->vid_cap.ctx;
  1478. q->ops = &fimc_capture_qops;
  1479. q->mem_ops = &vb2_dma_contig_memops;
  1480. q->buf_struct_size = sizeof(struct fimc_vid_buffer);
  1481. ret = vb2_queue_init(q);
  1482. if (ret)
  1483. goto err_ent;
  1484. vid_cap->vd_pad.flags = MEDIA_PAD_FL_SINK;
  1485. ret = media_entity_init(&vfd->entity, 1, &vid_cap->vd_pad, 0);
  1486. if (ret)
  1487. goto err_ent;
  1488. ret = video_register_device(vfd, VFL_TYPE_GRABBER, -1);
  1489. if (ret)
  1490. goto err_vd;
  1491. v4l2_info(v4l2_dev, "Registered %s as /dev/%s\n",
  1492. vfd->name, video_device_node_name(vfd));
  1493. vfd->ctrl_handler = &ctx->ctrls.handler;
  1494. return 0;
  1495. err_vd:
  1496. media_entity_cleanup(&vfd->entity);
  1497. err_ent:
  1498. kfree(ctx);
  1499. return ret;
  1500. }
  1501. static int fimc_capture_subdev_registered(struct v4l2_subdev *sd)
  1502. {
  1503. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1504. int ret;
  1505. if (fimc == NULL)
  1506. return -ENXIO;
  1507. ret = fimc_register_m2m_device(fimc, sd->v4l2_dev);
  1508. if (ret)
  1509. return ret;
  1510. fimc->pipeline_ops = v4l2_get_subdev_hostdata(sd);
  1511. ret = fimc_register_capture_device(fimc, sd->v4l2_dev);
  1512. if (ret) {
  1513. fimc_unregister_m2m_device(fimc);
  1514. fimc->pipeline_ops = NULL;
  1515. }
  1516. return ret;
  1517. }
  1518. static void fimc_capture_subdev_unregistered(struct v4l2_subdev *sd)
  1519. {
  1520. struct fimc_dev *fimc = v4l2_get_subdevdata(sd);
  1521. if (fimc == NULL)
  1522. return;
  1523. fimc_unregister_m2m_device(fimc);
  1524. if (video_is_registered(&fimc->vid_cap.vfd)) {
  1525. video_unregister_device(&fimc->vid_cap.vfd);
  1526. media_entity_cleanup(&fimc->vid_cap.vfd.entity);
  1527. fimc->pipeline_ops = NULL;
  1528. }
  1529. kfree(fimc->vid_cap.ctx);
  1530. fimc->vid_cap.ctx = NULL;
  1531. }
  1532. static const struct v4l2_subdev_internal_ops fimc_capture_sd_internal_ops = {
  1533. .registered = fimc_capture_subdev_registered,
  1534. .unregistered = fimc_capture_subdev_unregistered,
  1535. };
  1536. int fimc_initialize_capture_subdev(struct fimc_dev *fimc)
  1537. {
  1538. struct v4l2_subdev *sd = &fimc->vid_cap.subdev;
  1539. int ret;
  1540. v4l2_subdev_init(sd, &fimc_subdev_ops);
  1541. sd->flags = V4L2_SUBDEV_FL_HAS_DEVNODE;
  1542. snprintf(sd->name, sizeof(sd->name), "FIMC.%d", fimc->pdev->id);
  1543. fimc->vid_cap.sd_pads[FIMC_SD_PAD_SINK].flags = MEDIA_PAD_FL_SINK;
  1544. fimc->vid_cap.sd_pads[FIMC_SD_PAD_SOURCE].flags = MEDIA_PAD_FL_SOURCE;
  1545. ret = media_entity_init(&sd->entity, FIMC_SD_PADS_NUM,
  1546. fimc->vid_cap.sd_pads, 0);
  1547. if (ret)
  1548. return ret;
  1549. sd->entity.ops = &fimc_sd_media_ops;
  1550. sd->internal_ops = &fimc_capture_sd_internal_ops;
  1551. v4l2_set_subdevdata(sd, fimc);
  1552. return 0;
  1553. }
  1554. void fimc_unregister_capture_subdev(struct fimc_dev *fimc)
  1555. {
  1556. struct v4l2_subdev *sd = &fimc->vid_cap.subdev;
  1557. v4l2_device_unregister_subdev(sd);
  1558. media_entity_cleanup(&sd->entity);
  1559. v4l2_set_subdevdata(sd, NULL);
  1560. }