radeon_fb.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411
  1. /*
  2. * Copyright © 2007 David Airlie
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. *
  23. * Authors:
  24. * David Airlie
  25. */
  26. /*
  27. * Modularization
  28. */
  29. #include <linux/module.h>
  30. #include <linux/fb.h>
  31. #include "drmP.h"
  32. #include "drm.h"
  33. #include "drm_crtc.h"
  34. #include "drm_crtc_helper.h"
  35. #include "radeon_drm.h"
  36. #include "radeon.h"
  37. #include "drm_fb_helper.h"
  38. struct radeon_fb_device {
  39. struct drm_fb_helper helper;
  40. struct radeon_framebuffer *rfb;
  41. struct radeon_device *rdev;
  42. };
  43. static int radeon_fb_check_var(struct fb_var_screeninfo *var,
  44. struct fb_info *info)
  45. {
  46. int ret;
  47. ret = drm_fb_helper_check_var(var, info);
  48. if (ret)
  49. return ret;
  50. /* big endian override for radeon endian workaround */
  51. #ifdef __BIG_ENDIAN
  52. {
  53. int depth;
  54. switch (var->bits_per_pixel) {
  55. case 16:
  56. depth = (var->green.length == 6) ? 16 : 15;
  57. break;
  58. case 32:
  59. depth = (var->transp.length > 0) ? 32 : 24;
  60. break;
  61. default:
  62. depth = var->bits_per_pixel;
  63. break;
  64. }
  65. switch (depth) {
  66. case 8:
  67. var->red.offset = 0;
  68. var->green.offset = 0;
  69. var->blue.offset = 0;
  70. var->red.length = 8;
  71. var->green.length = 8;
  72. var->blue.length = 8;
  73. var->transp.length = 0;
  74. var->transp.offset = 0;
  75. break;
  76. case 24:
  77. var->red.offset = 8;
  78. var->green.offset = 16;
  79. var->blue.offset = 24;
  80. var->red.length = 8;
  81. var->green.length = 8;
  82. var->blue.length = 8;
  83. var->transp.length = 0;
  84. var->transp.offset = 0;
  85. break;
  86. case 32:
  87. var->red.offset = 8;
  88. var->green.offset = 16;
  89. var->blue.offset = 24;
  90. var->red.length = 8;
  91. var->green.length = 8;
  92. var->blue.length = 8;
  93. var->transp.length = 8;
  94. var->transp.offset = 0;
  95. break;
  96. default:
  97. return -EINVAL;
  98. }
  99. }
  100. #endif
  101. return 0;
  102. }
  103. static struct fb_ops radeonfb_ops = {
  104. .owner = THIS_MODULE,
  105. .fb_check_var = radeon_fb_check_var,
  106. .fb_set_par = drm_fb_helper_set_par,
  107. .fb_setcolreg = drm_fb_helper_setcolreg,
  108. .fb_fillrect = cfb_fillrect,
  109. .fb_copyarea = cfb_copyarea,
  110. .fb_imageblit = cfb_imageblit,
  111. .fb_pan_display = drm_fb_helper_pan_display,
  112. .fb_blank = drm_fb_helper_blank,
  113. };
  114. /**
  115. * Curretly it is assumed that the old framebuffer is reused.
  116. *
  117. * LOCKING
  118. * caller should hold the mode config lock.
  119. *
  120. */
  121. int radeonfb_resize(struct drm_device *dev, struct drm_crtc *crtc)
  122. {
  123. struct fb_info *info;
  124. struct drm_framebuffer *fb;
  125. struct drm_display_mode *mode = crtc->desired_mode;
  126. fb = crtc->fb;
  127. if (fb == NULL) {
  128. return 1;
  129. }
  130. info = fb->fbdev;
  131. if (info == NULL) {
  132. return 1;
  133. }
  134. if (mode == NULL) {
  135. return 1;
  136. }
  137. info->var.xres = mode->hdisplay;
  138. info->var.right_margin = mode->hsync_start - mode->hdisplay;
  139. info->var.hsync_len = mode->hsync_end - mode->hsync_start;
  140. info->var.left_margin = mode->htotal - mode->hsync_end;
  141. info->var.yres = mode->vdisplay;
  142. info->var.lower_margin = mode->vsync_start - mode->vdisplay;
  143. info->var.vsync_len = mode->vsync_end - mode->vsync_start;
  144. info->var.upper_margin = mode->vtotal - mode->vsync_end;
  145. info->var.pixclock = 10000000 / mode->htotal * 1000 / mode->vtotal * 100;
  146. /* avoid overflow */
  147. info->var.pixclock = info->var.pixclock * 1000 / mode->vrefresh;
  148. return 0;
  149. }
  150. EXPORT_SYMBOL(radeonfb_resize);
  151. static int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled)
  152. {
  153. int aligned = width;
  154. int align_large = (ASIC_IS_AVIVO(rdev)) || tiled;
  155. int pitch_mask = 0;
  156. switch (bpp / 8) {
  157. case 1:
  158. pitch_mask = align_large ? 255 : 127;
  159. break;
  160. case 2:
  161. pitch_mask = align_large ? 127 : 31;
  162. break;
  163. case 3:
  164. case 4:
  165. pitch_mask = align_large ? 63 : 15;
  166. break;
  167. }
  168. aligned += pitch_mask;
  169. aligned &= ~pitch_mask;
  170. return aligned;
  171. }
  172. static struct drm_fb_helper_funcs radeon_fb_helper_funcs = {
  173. .gamma_set = radeon_crtc_fb_gamma_set,
  174. };
  175. int radeonfb_create(struct drm_device *dev,
  176. uint32_t fb_width, uint32_t fb_height,
  177. uint32_t surface_width, uint32_t surface_height,
  178. struct drm_framebuffer **fb_p)
  179. {
  180. struct radeon_device *rdev = dev->dev_private;
  181. struct fb_info *info;
  182. struct radeon_fb_device *rfbdev;
  183. struct drm_framebuffer *fb = NULL;
  184. struct radeon_framebuffer *rfb;
  185. struct drm_mode_fb_cmd mode_cmd;
  186. struct drm_gem_object *gobj = NULL;
  187. struct radeon_object *robj = NULL;
  188. struct device *device = &rdev->pdev->dev;
  189. int size, aligned_size, ret;
  190. u64 fb_gpuaddr;
  191. void *fbptr = NULL;
  192. unsigned long tmp;
  193. bool fb_tiled = false; /* useful for testing */
  194. mode_cmd.width = surface_width;
  195. mode_cmd.height = surface_height;
  196. mode_cmd.bpp = 32;
  197. /* need to align pitch with crtc limits */
  198. mode_cmd.pitch = radeon_align_pitch(rdev, mode_cmd.width, mode_cmd.bpp, fb_tiled) * ((mode_cmd.bpp + 1) / 8);
  199. mode_cmd.depth = 24;
  200. size = mode_cmd.pitch * mode_cmd.height;
  201. aligned_size = ALIGN(size, PAGE_SIZE);
  202. ret = radeon_gem_object_create(rdev, aligned_size, 0,
  203. RADEON_GEM_DOMAIN_VRAM,
  204. false, ttm_bo_type_kernel,
  205. false, &gobj);
  206. if (ret) {
  207. printk(KERN_ERR "failed to allocate framebuffer (%d %d)\n",
  208. surface_width, surface_height);
  209. ret = -ENOMEM;
  210. goto out;
  211. }
  212. robj = gobj->driver_private;
  213. if (fb_tiled)
  214. radeon_object_set_tiling_flags(robj, RADEON_TILING_MACRO|RADEON_TILING_SURFACE, mode_cmd.pitch);
  215. mutex_lock(&rdev->ddev->struct_mutex);
  216. fb = radeon_framebuffer_create(rdev->ddev, &mode_cmd, gobj);
  217. if (fb == NULL) {
  218. DRM_ERROR("failed to allocate fb.\n");
  219. ret = -ENOMEM;
  220. goto out_unref;
  221. }
  222. ret = radeon_object_pin(robj, RADEON_GEM_DOMAIN_VRAM, &fb_gpuaddr);
  223. if (ret) {
  224. printk(KERN_ERR "failed to pin framebuffer\n");
  225. ret = -ENOMEM;
  226. goto out_unref;
  227. }
  228. list_add(&fb->filp_head, &rdev->ddev->mode_config.fb_kernel_list);
  229. *fb_p = fb;
  230. rfb = to_radeon_framebuffer(fb);
  231. rdev->fbdev_rfb = rfb;
  232. rdev->fbdev_robj = robj;
  233. info = framebuffer_alloc(sizeof(struct radeon_fb_device), device);
  234. if (info == NULL) {
  235. ret = -ENOMEM;
  236. goto out_unref;
  237. }
  238. rdev->fbdev_info = info;
  239. rfbdev = info->par;
  240. rfbdev->helper.funcs = &radeon_fb_helper_funcs;
  241. rfbdev->helper.dev = dev;
  242. ret = drm_fb_helper_init_crtc_count(&rfbdev->helper, 2,
  243. RADEONFB_CONN_LIMIT);
  244. if (ret)
  245. goto out_unref;
  246. if (fb_tiled)
  247. radeon_object_check_tiling(robj, 0, 0);
  248. ret = radeon_object_kmap(robj, &fbptr);
  249. if (ret) {
  250. goto out_unref;
  251. }
  252. memset_io(fbptr, 0, aligned_size);
  253. strcpy(info->fix.id, "radeondrmfb");
  254. drm_fb_helper_fill_fix(info, fb->pitch);
  255. info->flags = FBINFO_DEFAULT;
  256. info->fbops = &radeonfb_ops;
  257. tmp = fb_gpuaddr - rdev->mc.vram_location;
  258. info->fix.smem_start = rdev->mc.aper_base + tmp;
  259. info->fix.smem_len = size;
  260. info->screen_base = fbptr;
  261. info->screen_size = size;
  262. drm_fb_helper_fill_var(info, fb, fb_width, fb_height);
  263. /* setup aperture base/size for vesafb takeover */
  264. info->aperture_base = rdev->ddev->mode_config.fb_base;
  265. info->aperture_size = rdev->mc.real_vram_size;
  266. info->fix.mmio_start = 0;
  267. info->fix.mmio_len = 0;
  268. info->pixmap.size = 64*1024;
  269. info->pixmap.buf_align = 8;
  270. info->pixmap.access_align = 32;
  271. info->pixmap.flags = FB_PIXMAP_SYSTEM;
  272. info->pixmap.scan_align = 1;
  273. if (info->screen_base == NULL) {
  274. ret = -ENOSPC;
  275. goto out_unref;
  276. }
  277. DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
  278. DRM_INFO("vram apper at 0x%lX\n", (unsigned long)rdev->mc.aper_base);
  279. DRM_INFO("size %lu\n", (unsigned long)size);
  280. DRM_INFO("fb depth is %d\n", fb->depth);
  281. DRM_INFO(" pitch is %d\n", fb->pitch);
  282. #ifdef __BIG_ENDIAN
  283. /* fill var sets defaults for this stuff - override
  284. on big endian */
  285. switch (fb->depth) {
  286. case 8:
  287. info->var.red.offset = 0;
  288. info->var.green.offset = 0;
  289. info->var.blue.offset = 0;
  290. info->var.red.length = 8; /* 8bit DAC */
  291. info->var.green.length = 8;
  292. info->var.blue.length = 8;
  293. info->var.transp.offset = 0;
  294. info->var.transp.length = 0;
  295. break;
  296. case 24:
  297. info->var.red.offset = 8;
  298. info->var.green.offset = 16;
  299. info->var.blue.offset = 24;
  300. info->var.red.length = 8;
  301. info->var.green.length = 8;
  302. info->var.blue.length = 8;
  303. info->var.transp.offset = 0;
  304. info->var.transp.length = 0;
  305. break;
  306. case 32:
  307. info->var.red.offset = 8;
  308. info->var.green.offset = 16;
  309. info->var.blue.offset = 24;
  310. info->var.red.length = 8;
  311. info->var.green.length = 8;
  312. info->var.blue.length = 8;
  313. info->var.transp.offset = 0;
  314. info->var.transp.length = 8;
  315. break;
  316. default:
  317. break;
  318. }
  319. #endif
  320. fb->fbdev = info;
  321. rfbdev->rfb = rfb;
  322. rfbdev->rdev = rdev;
  323. mutex_unlock(&rdev->ddev->struct_mutex);
  324. return 0;
  325. out_unref:
  326. if (robj) {
  327. radeon_object_kunmap(robj);
  328. }
  329. if (fb && ret) {
  330. list_del(&fb->filp_head);
  331. drm_gem_object_unreference(gobj);
  332. drm_framebuffer_cleanup(fb);
  333. kfree(fb);
  334. }
  335. drm_gem_object_unreference(gobj);
  336. mutex_unlock(&rdev->ddev->struct_mutex);
  337. out:
  338. return ret;
  339. }
  340. int radeonfb_probe(struct drm_device *dev)
  341. {
  342. int ret;
  343. ret = drm_fb_helper_single_fb_probe(dev, &radeonfb_create);
  344. return ret;
  345. }
  346. EXPORT_SYMBOL(radeonfb_probe);
  347. int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb)
  348. {
  349. struct fb_info *info;
  350. struct radeon_framebuffer *rfb = to_radeon_framebuffer(fb);
  351. struct radeon_object *robj;
  352. if (!fb) {
  353. return -EINVAL;
  354. }
  355. info = fb->fbdev;
  356. if (info) {
  357. struct radeon_fb_device *rfbdev = info->par;
  358. robj = rfb->obj->driver_private;
  359. unregister_framebuffer(info);
  360. radeon_object_kunmap(robj);
  361. radeon_object_unpin(robj);
  362. drm_fb_helper_free(&rfbdev->helper);
  363. framebuffer_release(info);
  364. }
  365. printk(KERN_INFO "unregistered panic notifier\n");
  366. return 0;
  367. }
  368. EXPORT_SYMBOL(radeonfb_remove);
  369. MODULE_LICENSE("GPL");