rtc-s3c.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545
  1. /* drivers/rtc/rtc-s3c.c
  2. *
  3. * Copyright (c) 2004,2006 Simtec Electronics
  4. * Ben Dooks, <ben@simtec.co.uk>
  5. * http://armlinux.simtec.co.uk/
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * S3C2410/S3C2440/S3C24XX Internal RTC Driver
  12. */
  13. #include <linux/module.h>
  14. #include <linux/fs.h>
  15. #include <linux/string.h>
  16. #include <linux/init.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/rtc.h>
  20. #include <linux/bcd.h>
  21. #include <linux/clk.h>
  22. #include <linux/log2.h>
  23. #include <mach/hardware.h>
  24. #include <asm/uaccess.h>
  25. #include <asm/io.h>
  26. #include <asm/irq.h>
  27. #include <plat/regs-rtc.h>
  28. /* I have yet to find an S3C implementation with more than one
  29. * of these rtc blocks in */
  30. static struct resource *s3c_rtc_mem;
  31. static void __iomem *s3c_rtc_base;
  32. static int s3c_rtc_alarmno = NO_IRQ;
  33. static int s3c_rtc_tickno = NO_IRQ;
  34. static DEFINE_SPINLOCK(s3c_rtc_pie_lock);
  35. /* IRQ Handlers */
  36. static irqreturn_t s3c_rtc_alarmirq(int irq, void *id)
  37. {
  38. struct rtc_device *rdev = id;
  39. rtc_update_irq(rdev, 1, RTC_AF | RTC_IRQF);
  40. return IRQ_HANDLED;
  41. }
  42. static irqreturn_t s3c_rtc_tickirq(int irq, void *id)
  43. {
  44. struct rtc_device *rdev = id;
  45. rtc_update_irq(rdev, 1, RTC_PF | RTC_IRQF);
  46. return IRQ_HANDLED;
  47. }
  48. /* Update control registers */
  49. static void s3c_rtc_setaie(int to)
  50. {
  51. unsigned int tmp;
  52. pr_debug("%s: aie=%d\n", __func__, to);
  53. tmp = readb(s3c_rtc_base + S3C2410_RTCALM) & ~S3C2410_RTCALM_ALMEN;
  54. if (to)
  55. tmp |= S3C2410_RTCALM_ALMEN;
  56. writeb(tmp, s3c_rtc_base + S3C2410_RTCALM);
  57. }
  58. static int s3c_rtc_setpie(struct device *dev, int enabled)
  59. {
  60. unsigned int tmp;
  61. pr_debug("%s: pie=%d\n", __func__, enabled);
  62. spin_lock_irq(&s3c_rtc_pie_lock);
  63. tmp = readb(s3c_rtc_base + S3C2410_TICNT) & ~S3C2410_TICNT_ENABLE;
  64. if (enabled)
  65. tmp |= S3C2410_TICNT_ENABLE;
  66. writeb(tmp, s3c_rtc_base + S3C2410_TICNT);
  67. spin_unlock_irq(&s3c_rtc_pie_lock);
  68. return 0;
  69. }
  70. static int s3c_rtc_setfreq(struct device *dev, int freq)
  71. {
  72. unsigned int tmp;
  73. if (!is_power_of_2(freq))
  74. return -EINVAL;
  75. spin_lock_irq(&s3c_rtc_pie_lock);
  76. tmp = readb(s3c_rtc_base + S3C2410_TICNT) & S3C2410_TICNT_ENABLE;
  77. tmp |= (128 / freq)-1;
  78. writeb(tmp, s3c_rtc_base + S3C2410_TICNT);
  79. spin_unlock_irq(&s3c_rtc_pie_lock);
  80. return 0;
  81. }
  82. /* Time read/write */
  83. static int s3c_rtc_gettime(struct device *dev, struct rtc_time *rtc_tm)
  84. {
  85. unsigned int have_retried = 0;
  86. void __iomem *base = s3c_rtc_base;
  87. retry_get_time:
  88. rtc_tm->tm_min = readb(base + S3C2410_RTCMIN);
  89. rtc_tm->tm_hour = readb(base + S3C2410_RTCHOUR);
  90. rtc_tm->tm_mday = readb(base + S3C2410_RTCDATE);
  91. rtc_tm->tm_mon = readb(base + S3C2410_RTCMON);
  92. rtc_tm->tm_year = readb(base + S3C2410_RTCYEAR);
  93. rtc_tm->tm_sec = readb(base + S3C2410_RTCSEC);
  94. /* the only way to work out wether the system was mid-update
  95. * when we read it is to check the second counter, and if it
  96. * is zero, then we re-try the entire read
  97. */
  98. if (rtc_tm->tm_sec == 0 && !have_retried) {
  99. have_retried = 1;
  100. goto retry_get_time;
  101. }
  102. pr_debug("read time %02x.%02x.%02x %02x/%02x/%02x\n",
  103. rtc_tm->tm_year, rtc_tm->tm_mon, rtc_tm->tm_mday,
  104. rtc_tm->tm_hour, rtc_tm->tm_min, rtc_tm->tm_sec);
  105. rtc_tm->tm_sec = bcd2bin(rtc_tm->tm_sec);
  106. rtc_tm->tm_min = bcd2bin(rtc_tm->tm_min);
  107. rtc_tm->tm_hour = bcd2bin(rtc_tm->tm_hour);
  108. rtc_tm->tm_mday = bcd2bin(rtc_tm->tm_mday);
  109. rtc_tm->tm_mon = bcd2bin(rtc_tm->tm_mon);
  110. rtc_tm->tm_year = bcd2bin(rtc_tm->tm_year);
  111. rtc_tm->tm_year += 100;
  112. rtc_tm->tm_mon -= 1;
  113. return 0;
  114. }
  115. static int s3c_rtc_settime(struct device *dev, struct rtc_time *tm)
  116. {
  117. void __iomem *base = s3c_rtc_base;
  118. int year = tm->tm_year - 100;
  119. pr_debug("set time %02d.%02d.%02d %02d/%02d/%02d\n",
  120. tm->tm_year, tm->tm_mon, tm->tm_mday,
  121. tm->tm_hour, tm->tm_min, tm->tm_sec);
  122. /* we get around y2k by simply not supporting it */
  123. if (year < 0 || year >= 100) {
  124. dev_err(dev, "rtc only supports 100 years\n");
  125. return -EINVAL;
  126. }
  127. writeb(bin2bcd(tm->tm_sec), base + S3C2410_RTCSEC);
  128. writeb(bin2bcd(tm->tm_min), base + S3C2410_RTCMIN);
  129. writeb(bin2bcd(tm->tm_hour), base + S3C2410_RTCHOUR);
  130. writeb(bin2bcd(tm->tm_mday), base + S3C2410_RTCDATE);
  131. writeb(bin2bcd(tm->tm_mon + 1), base + S3C2410_RTCMON);
  132. writeb(bin2bcd(year), base + S3C2410_RTCYEAR);
  133. return 0;
  134. }
  135. static int s3c_rtc_getalarm(struct device *dev, struct rtc_wkalrm *alrm)
  136. {
  137. struct rtc_time *alm_tm = &alrm->time;
  138. void __iomem *base = s3c_rtc_base;
  139. unsigned int alm_en;
  140. alm_tm->tm_sec = readb(base + S3C2410_ALMSEC);
  141. alm_tm->tm_min = readb(base + S3C2410_ALMMIN);
  142. alm_tm->tm_hour = readb(base + S3C2410_ALMHOUR);
  143. alm_tm->tm_mon = readb(base + S3C2410_ALMMON);
  144. alm_tm->tm_mday = readb(base + S3C2410_ALMDATE);
  145. alm_tm->tm_year = readb(base + S3C2410_ALMYEAR);
  146. alm_en = readb(base + S3C2410_RTCALM);
  147. alrm->enabled = (alm_en & S3C2410_RTCALM_ALMEN) ? 1 : 0;
  148. pr_debug("read alarm %02x %02x.%02x.%02x %02x/%02x/%02x\n",
  149. alm_en,
  150. alm_tm->tm_year, alm_tm->tm_mon, alm_tm->tm_mday,
  151. alm_tm->tm_hour, alm_tm->tm_min, alm_tm->tm_sec);
  152. /* decode the alarm enable field */
  153. if (alm_en & S3C2410_RTCALM_SECEN)
  154. alm_tm->tm_sec = bcd2bin(alm_tm->tm_sec);
  155. else
  156. alm_tm->tm_sec = 0xff;
  157. if (alm_en & S3C2410_RTCALM_MINEN)
  158. alm_tm->tm_min = bcd2bin(alm_tm->tm_min);
  159. else
  160. alm_tm->tm_min = 0xff;
  161. if (alm_en & S3C2410_RTCALM_HOUREN)
  162. alm_tm->tm_hour = bcd2bin(alm_tm->tm_hour);
  163. else
  164. alm_tm->tm_hour = 0xff;
  165. if (alm_en & S3C2410_RTCALM_DAYEN)
  166. alm_tm->tm_mday = bcd2bin(alm_tm->tm_mday);
  167. else
  168. alm_tm->tm_mday = 0xff;
  169. if (alm_en & S3C2410_RTCALM_MONEN) {
  170. alm_tm->tm_mon = bcd2bin(alm_tm->tm_mon);
  171. alm_tm->tm_mon -= 1;
  172. } else {
  173. alm_tm->tm_mon = 0xff;
  174. }
  175. if (alm_en & S3C2410_RTCALM_YEAREN)
  176. alm_tm->tm_year = bcd2bin(alm_tm->tm_year);
  177. else
  178. alm_tm->tm_year = 0xffff;
  179. return 0;
  180. }
  181. static int s3c_rtc_setalarm(struct device *dev, struct rtc_wkalrm *alrm)
  182. {
  183. struct rtc_time *tm = &alrm->time;
  184. void __iomem *base = s3c_rtc_base;
  185. unsigned int alrm_en;
  186. pr_debug("s3c_rtc_setalarm: %d, %02x/%02x/%02x %02x.%02x.%02x\n",
  187. alrm->enabled,
  188. tm->tm_mday & 0xff, tm->tm_mon & 0xff, tm->tm_year & 0xff,
  189. tm->tm_hour & 0xff, tm->tm_min & 0xff, tm->tm_sec);
  190. alrm_en = readb(base + S3C2410_RTCALM) & S3C2410_RTCALM_ALMEN;
  191. writeb(0x00, base + S3C2410_RTCALM);
  192. if (tm->tm_sec < 60 && tm->tm_sec >= 0) {
  193. alrm_en |= S3C2410_RTCALM_SECEN;
  194. writeb(bin2bcd(tm->tm_sec), base + S3C2410_ALMSEC);
  195. }
  196. if (tm->tm_min < 60 && tm->tm_min >= 0) {
  197. alrm_en |= S3C2410_RTCALM_MINEN;
  198. writeb(bin2bcd(tm->tm_min), base + S3C2410_ALMMIN);
  199. }
  200. if (tm->tm_hour < 24 && tm->tm_hour >= 0) {
  201. alrm_en |= S3C2410_RTCALM_HOUREN;
  202. writeb(bin2bcd(tm->tm_hour), base + S3C2410_ALMHOUR);
  203. }
  204. pr_debug("setting S3C2410_RTCALM to %08x\n", alrm_en);
  205. writeb(alrm_en, base + S3C2410_RTCALM);
  206. s3c_rtc_setaie(alrm->enabled);
  207. if (alrm->enabled)
  208. enable_irq_wake(s3c_rtc_alarmno);
  209. else
  210. disable_irq_wake(s3c_rtc_alarmno);
  211. return 0;
  212. }
  213. static int s3c_rtc_proc(struct device *dev, struct seq_file *seq)
  214. {
  215. unsigned int ticnt = readb(s3c_rtc_base + S3C2410_TICNT);
  216. seq_printf(seq, "periodic_IRQ\t: %s\n",
  217. (ticnt & S3C2410_TICNT_ENABLE) ? "yes" : "no" );
  218. return 0;
  219. }
  220. static int s3c_rtc_open(struct device *dev)
  221. {
  222. struct platform_device *pdev = to_platform_device(dev);
  223. struct rtc_device *rtc_dev = platform_get_drvdata(pdev);
  224. int ret;
  225. ret = request_irq(s3c_rtc_alarmno, s3c_rtc_alarmirq,
  226. IRQF_DISABLED, "s3c2410-rtc alarm", rtc_dev);
  227. if (ret) {
  228. dev_err(dev, "IRQ%d error %d\n", s3c_rtc_alarmno, ret);
  229. return ret;
  230. }
  231. ret = request_irq(s3c_rtc_tickno, s3c_rtc_tickirq,
  232. IRQF_DISABLED, "s3c2410-rtc tick", rtc_dev);
  233. if (ret) {
  234. dev_err(dev, "IRQ%d error %d\n", s3c_rtc_tickno, ret);
  235. goto tick_err;
  236. }
  237. return ret;
  238. tick_err:
  239. free_irq(s3c_rtc_alarmno, rtc_dev);
  240. return ret;
  241. }
  242. static void s3c_rtc_release(struct device *dev)
  243. {
  244. struct platform_device *pdev = to_platform_device(dev);
  245. struct rtc_device *rtc_dev = platform_get_drvdata(pdev);
  246. /* do not clear AIE here, it may be needed for wake */
  247. s3c_rtc_setpie(dev, 0);
  248. free_irq(s3c_rtc_alarmno, rtc_dev);
  249. free_irq(s3c_rtc_tickno, rtc_dev);
  250. }
  251. static const struct rtc_class_ops s3c_rtcops = {
  252. .open = s3c_rtc_open,
  253. .release = s3c_rtc_release,
  254. .read_time = s3c_rtc_gettime,
  255. .set_time = s3c_rtc_settime,
  256. .read_alarm = s3c_rtc_getalarm,
  257. .set_alarm = s3c_rtc_setalarm,
  258. .irq_set_freq = s3c_rtc_setfreq,
  259. .irq_set_state = s3c_rtc_setpie,
  260. .proc = s3c_rtc_proc,
  261. };
  262. static void s3c_rtc_enable(struct platform_device *pdev, int en)
  263. {
  264. void __iomem *base = s3c_rtc_base;
  265. unsigned int tmp;
  266. if (s3c_rtc_base == NULL)
  267. return;
  268. if (!en) {
  269. tmp = readb(base + S3C2410_RTCCON);
  270. writeb(tmp & ~S3C2410_RTCCON_RTCEN, base + S3C2410_RTCCON);
  271. tmp = readb(base + S3C2410_TICNT);
  272. writeb(tmp & ~S3C2410_TICNT_ENABLE, base + S3C2410_TICNT);
  273. } else {
  274. /* re-enable the device, and check it is ok */
  275. if ((readb(base+S3C2410_RTCCON) & S3C2410_RTCCON_RTCEN) == 0){
  276. dev_info(&pdev->dev, "rtc disabled, re-enabling\n");
  277. tmp = readb(base + S3C2410_RTCCON);
  278. writeb(tmp|S3C2410_RTCCON_RTCEN, base+S3C2410_RTCCON);
  279. }
  280. if ((readb(base + S3C2410_RTCCON) & S3C2410_RTCCON_CNTSEL)){
  281. dev_info(&pdev->dev, "removing RTCCON_CNTSEL\n");
  282. tmp = readb(base + S3C2410_RTCCON);
  283. writeb(tmp& ~S3C2410_RTCCON_CNTSEL, base+S3C2410_RTCCON);
  284. }
  285. if ((readb(base + S3C2410_RTCCON) & S3C2410_RTCCON_CLKRST)){
  286. dev_info(&pdev->dev, "removing RTCCON_CLKRST\n");
  287. tmp = readb(base + S3C2410_RTCCON);
  288. writeb(tmp & ~S3C2410_RTCCON_CLKRST, base+S3C2410_RTCCON);
  289. }
  290. }
  291. }
  292. static int __devexit s3c_rtc_remove(struct platform_device *dev)
  293. {
  294. struct rtc_device *rtc = platform_get_drvdata(dev);
  295. platform_set_drvdata(dev, NULL);
  296. rtc_device_unregister(rtc);
  297. s3c_rtc_setpie(&dev->dev, 0);
  298. s3c_rtc_setaie(0);
  299. iounmap(s3c_rtc_base);
  300. release_resource(s3c_rtc_mem);
  301. kfree(s3c_rtc_mem);
  302. return 0;
  303. }
  304. static int __devinit s3c_rtc_probe(struct platform_device *pdev)
  305. {
  306. struct rtc_device *rtc;
  307. struct resource *res;
  308. int ret;
  309. pr_debug("%s: probe=%p\n", __func__, pdev);
  310. /* find the IRQs */
  311. s3c_rtc_tickno = platform_get_irq(pdev, 1);
  312. if (s3c_rtc_tickno < 0) {
  313. dev_err(&pdev->dev, "no irq for rtc tick\n");
  314. return -ENOENT;
  315. }
  316. s3c_rtc_alarmno = platform_get_irq(pdev, 0);
  317. if (s3c_rtc_alarmno < 0) {
  318. dev_err(&pdev->dev, "no irq for alarm\n");
  319. return -ENOENT;
  320. }
  321. pr_debug("s3c2410_rtc: tick irq %d, alarm irq %d\n",
  322. s3c_rtc_tickno, s3c_rtc_alarmno);
  323. /* get the memory region */
  324. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  325. if (res == NULL) {
  326. dev_err(&pdev->dev, "failed to get memory region resource\n");
  327. return -ENOENT;
  328. }
  329. s3c_rtc_mem = request_mem_region(res->start,
  330. res->end-res->start+1,
  331. pdev->name);
  332. if (s3c_rtc_mem == NULL) {
  333. dev_err(&pdev->dev, "failed to reserve memory region\n");
  334. ret = -ENOENT;
  335. goto err_nores;
  336. }
  337. s3c_rtc_base = ioremap(res->start, res->end - res->start + 1);
  338. if (s3c_rtc_base == NULL) {
  339. dev_err(&pdev->dev, "failed ioremap()\n");
  340. ret = -EINVAL;
  341. goto err_nomap;
  342. }
  343. /* check to see if everything is setup correctly */
  344. s3c_rtc_enable(pdev, 1);
  345. pr_debug("s3c2410_rtc: RTCCON=%02x\n",
  346. readb(s3c_rtc_base + S3C2410_RTCCON));
  347. s3c_rtc_setfreq(&pdev->dev, 1);
  348. device_init_wakeup(&pdev->dev, 1);
  349. /* register RTC and exit */
  350. rtc = rtc_device_register("s3c", &pdev->dev, &s3c_rtcops,
  351. THIS_MODULE);
  352. if (IS_ERR(rtc)) {
  353. dev_err(&pdev->dev, "cannot attach rtc\n");
  354. ret = PTR_ERR(rtc);
  355. goto err_nortc;
  356. }
  357. rtc->max_user_freq = 128;
  358. platform_set_drvdata(pdev, rtc);
  359. return 0;
  360. err_nortc:
  361. s3c_rtc_enable(pdev, 0);
  362. iounmap(s3c_rtc_base);
  363. err_nomap:
  364. release_resource(s3c_rtc_mem);
  365. err_nores:
  366. return ret;
  367. }
  368. #ifdef CONFIG_PM
  369. /* RTC Power management control */
  370. static int ticnt_save;
  371. static int s3c_rtc_suspend(struct platform_device *pdev, pm_message_t state)
  372. {
  373. /* save TICNT for anyone using periodic interrupts */
  374. ticnt_save = readb(s3c_rtc_base + S3C2410_TICNT);
  375. s3c_rtc_enable(pdev, 0);
  376. return 0;
  377. }
  378. static int s3c_rtc_resume(struct platform_device *pdev)
  379. {
  380. s3c_rtc_enable(pdev, 1);
  381. writeb(ticnt_save, s3c_rtc_base + S3C2410_TICNT);
  382. return 0;
  383. }
  384. #else
  385. #define s3c_rtc_suspend NULL
  386. #define s3c_rtc_resume NULL
  387. #endif
  388. static struct platform_driver s3c2410_rtc_driver = {
  389. .probe = s3c_rtc_probe,
  390. .remove = __devexit_p(s3c_rtc_remove),
  391. .suspend = s3c_rtc_suspend,
  392. .resume = s3c_rtc_resume,
  393. .driver = {
  394. .name = "s3c2410-rtc",
  395. .owner = THIS_MODULE,
  396. },
  397. };
  398. static char __initdata banner[] = "S3C24XX RTC, (c) 2004,2006 Simtec Electronics\n";
  399. static int __init s3c_rtc_init(void)
  400. {
  401. printk(banner);
  402. return platform_driver_register(&s3c2410_rtc_driver);
  403. }
  404. static void __exit s3c_rtc_exit(void)
  405. {
  406. platform_driver_unregister(&s3c2410_rtc_driver);
  407. }
  408. module_init(s3c_rtc_init);
  409. module_exit(s3c_rtc_exit);
  410. MODULE_DESCRIPTION("Samsung S3C RTC Driver");
  411. MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>");
  412. MODULE_LICENSE("GPL");
  413. MODULE_ALIAS("platform:s3c2410-rtc");