msi.h 1.1 KB

123456789101112131415161718192021222324252627282930
  1. /*
  2. * Copyright (C) 2003-2004 Intel
  3. * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
  4. */
  5. #ifndef MSI_H
  6. #define MSI_H
  7. #define PCI_MSIX_ENTRY_SIZE 16
  8. #define PCI_MSIX_ENTRY_LOWER_ADDR 0
  9. #define PCI_MSIX_ENTRY_UPPER_ADDR 4
  10. #define PCI_MSIX_ENTRY_DATA 8
  11. #define PCI_MSIX_ENTRY_VECTOR_CTRL 12
  12. #define msi_control_reg(base) (base + PCI_MSI_FLAGS)
  13. #define msi_lower_address_reg(base) (base + PCI_MSI_ADDRESS_LO)
  14. #define msi_upper_address_reg(base) (base + PCI_MSI_ADDRESS_HI)
  15. #define msi_data_reg(base, is64bit) \
  16. (base + ((is64bit == 1) ? PCI_MSI_DATA_64 : PCI_MSI_DATA_32))
  17. #define msi_mask_reg(base, is64bit) \
  18. (base + ((is64bit == 1) ? PCI_MSI_MASK_64 : PCI_MSI_MASK_32))
  19. #define is_64bit_address(control) (!!(control & PCI_MSI_FLAGS_64BIT))
  20. #define is_mask_bit_support(control) (!!(control & PCI_MSI_FLAGS_MASKBIT))
  21. #define msix_table_offset_reg(base) (base + 0x04)
  22. #define msix_pba_offset_reg(base) (base + 0x08)
  23. #define msix_table_size(control) ((control & PCI_MSIX_FLAGS_QSIZE)+1)
  24. #define multi_msix_capable(control) msix_table_size((control))
  25. #endif /* MSI_H */