acx.h 33 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245
  1. /*
  2. * This file is part of wl12xx
  3. *
  4. * Copyright (c) 1998-2007 Texas Instruments Incorporated
  5. * Copyright (C) 2008 Nokia Corporation
  6. *
  7. * Contact: Kalle Valo <kalle.valo@nokia.com>
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * version 2 as published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  16. * General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  21. * 02110-1301 USA
  22. *
  23. */
  24. #ifndef __WL12XX_ACX_H__
  25. #define __WL12XX_ACX_H__
  26. #include "wl12xx.h"
  27. /* Target's information element */
  28. struct acx_header {
  29. u16 id;
  30. u16 len;
  31. };
  32. struct acx_error_counter {
  33. struct acx_header header;
  34. /* The number of PLCP errors since the last time this */
  35. /* information element was interrogated. This field is */
  36. /* automatically cleared when it is interrogated.*/
  37. u32 PLCP_error;
  38. /* The number of FCS errors since the last time this */
  39. /* information element was interrogated. This field is */
  40. /* automatically cleared when it is interrogated.*/
  41. u32 FCS_error;
  42. /* The number of MPDUs without PLCP header errors received*/
  43. /* since the last time this information element was interrogated. */
  44. /* This field is automatically cleared when it is interrogated.*/
  45. u32 valid_frame;
  46. /* the number of missed sequence numbers in the squentially */
  47. /* values of frames seq numbers */
  48. u32 seq_num_miss;
  49. } __attribute__ ((packed));
  50. struct acx_revision {
  51. struct acx_header header;
  52. /*
  53. * The WiLink firmware version, an ASCII string x.x.x.x,
  54. * that uniquely identifies the current firmware.
  55. * The left most digit is incremented each time a
  56. * significant change is made to the firmware, such as
  57. * code redesign or new platform support.
  58. * The second digit is incremented when major enhancements
  59. * are added or major fixes are made.
  60. * The third digit is incremented for each GA release.
  61. * The fourth digit is incremented for each build.
  62. * The first two digits identify a firmware release version,
  63. * in other words, a unique set of features.
  64. * The first three digits identify a GA release.
  65. */
  66. char fw_version[20];
  67. /*
  68. * This 4 byte field specifies the WiLink hardware version.
  69. * bits 0 - 15: Reserved.
  70. * bits 16 - 23: Version ID - The WiLink version ID
  71. * (1 = first spin, 2 = second spin, and so on).
  72. * bits 24 - 31: Chip ID - The WiLink chip ID.
  73. */
  74. u32 hw_version;
  75. } __attribute__ ((packed));
  76. enum wl12xx_psm_mode {
  77. /* Active mode */
  78. WL12XX_PSM_CAM = 0,
  79. /* Power save mode */
  80. WL12XX_PSM_PS = 1,
  81. /* Extreme low power */
  82. WL12XX_PSM_ELP = 2,
  83. };
  84. struct acx_sleep_auth {
  85. struct acx_header header;
  86. /* The sleep level authorization of the device. */
  87. /* 0 - Always active*/
  88. /* 1 - Power down mode: light / fast sleep*/
  89. /* 2 - ELP mode: Deep / Max sleep*/
  90. u8 sleep_auth;
  91. u8 padding[3];
  92. } __attribute__ ((packed));
  93. #define TIM_ELE_ID 5
  94. #define PARTIAL_VBM_MAX 251
  95. struct tim {
  96. u8 identity;
  97. u8 length;
  98. u8 dtim_count;
  99. u8 dtim_period;
  100. u8 bitmap_ctrl;
  101. u8 pvb_field[PARTIAL_VBM_MAX]; /* Partial Virtual Bitmap */
  102. } __attribute__ ((packed));
  103. /* Virtual Bit Map update */
  104. struct vbm_update_request {
  105. __le16 len;
  106. u8 padding[2];
  107. struct tim tim;
  108. } __attribute__ ((packed));
  109. enum {
  110. HOSTIF_PCI_MASTER_HOST_INDIRECT,
  111. HOSTIF_PCI_MASTER_HOST_DIRECT,
  112. HOSTIF_SLAVE,
  113. HOSTIF_PKT_RING,
  114. HOSTIF_DONTCARE = 0xFF
  115. };
  116. #define DEFAULT_UCAST_PRIORITY 0
  117. #define DEFAULT_RX_Q_PRIORITY 0
  118. #define DEFAULT_NUM_STATIONS 1
  119. #define DEFAULT_RXQ_PRIORITY 0 /* low 0 .. 15 high */
  120. #define DEFAULT_RXQ_TYPE 0x07 /* All frames, Data/Ctrl/Mgmt */
  121. #define TRACE_BUFFER_MAX_SIZE 256
  122. #define DP_RX_PACKET_RING_CHUNK_SIZE 1600
  123. #define DP_TX_PACKET_RING_CHUNK_SIZE 1600
  124. #define DP_RX_PACKET_RING_CHUNK_NUM 2
  125. #define DP_TX_PACKET_RING_CHUNK_NUM 2
  126. #define DP_TX_COMPLETE_TIME_OUT 20
  127. #define FW_TX_CMPLT_BLOCK_SIZE 16
  128. struct acx_data_path_params {
  129. struct acx_header header;
  130. u16 rx_packet_ring_chunk_size;
  131. u16 tx_packet_ring_chunk_size;
  132. u8 rx_packet_ring_chunk_num;
  133. u8 tx_packet_ring_chunk_num;
  134. /*
  135. * Maximum number of packets that can be gathered
  136. * in the TX complete ring before an interrupt
  137. * is generated.
  138. */
  139. u8 tx_complete_threshold;
  140. /* Number of pending TX complete entries in cyclic ring.*/
  141. u8 tx_complete_ring_depth;
  142. /*
  143. * Max num microseconds since a packet enters the TX
  144. * complete ring until an interrupt is generated.
  145. */
  146. u32 tx_complete_timeout;
  147. } __attribute__ ((packed));
  148. struct acx_data_path_params_resp {
  149. struct acx_header header;
  150. u16 rx_packet_ring_chunk_size;
  151. u16 tx_packet_ring_chunk_size;
  152. u8 rx_packet_ring_chunk_num;
  153. u8 tx_packet_ring_chunk_num;
  154. u8 pad[2];
  155. u32 rx_packet_ring_addr;
  156. u32 tx_packet_ring_addr;
  157. u32 rx_control_addr;
  158. u32 tx_control_addr;
  159. u32 tx_complete_addr;
  160. } __attribute__ ((packed));
  161. #define TX_MSDU_LIFETIME_MIN 0
  162. #define TX_MSDU_LIFETIME_MAX 3000
  163. #define TX_MSDU_LIFETIME_DEF 512
  164. #define RX_MSDU_LIFETIME_MIN 0
  165. #define RX_MSDU_LIFETIME_MAX 0xFFFFFFFF
  166. #define RX_MSDU_LIFETIME_DEF 512000
  167. struct rx_msdu_lifetime {
  168. struct acx_header header;
  169. /*
  170. * The maximum amount of time, in TU, before the
  171. * firmware discards the MSDU.
  172. */
  173. u32 lifetime;
  174. } __attribute__ ((packed));
  175. /*
  176. * RX Config Options Table
  177. * Bit Definition
  178. * === ==========
  179. * 31:14 Reserved
  180. * 13 Copy RX Status - when set, write three receive status words
  181. * to top of rx'd MPDUs.
  182. * When cleared, do not write three status words (added rev 1.5)
  183. * 12 Reserved
  184. * 11 RX Complete upon FCS error - when set, give rx complete
  185. * interrupt for FCS errors, after the rx filtering, e.g. unicast
  186. * frames not to us with FCS error will not generate an interrupt.
  187. * 10 SSID Filter Enable - When set, the WiLink discards all beacon,
  188. * probe request, and probe response frames with an SSID that does
  189. * not match the SSID specified by the host in the START/JOIN
  190. * command.
  191. * When clear, the WiLink receives frames with any SSID.
  192. * 9 Broadcast Filter Enable - When set, the WiLink discards all
  193. * broadcast frames. When clear, the WiLink receives all received
  194. * broadcast frames.
  195. * 8:6 Reserved
  196. * 5 BSSID Filter Enable - When set, the WiLink discards any frames
  197. * with a BSSID that does not match the BSSID specified by the
  198. * host.
  199. * When clear, the WiLink receives frames from any BSSID.
  200. * 4 MAC Addr Filter - When set, the WiLink discards any frames
  201. * with a destination address that does not match the MAC address
  202. * of the adaptor.
  203. * When clear, the WiLink receives frames destined to any MAC
  204. * address.
  205. * 3 Promiscuous - When set, the WiLink receives all valid frames
  206. * (i.e., all frames that pass the FCS check).
  207. * When clear, only frames that pass the other filters specified
  208. * are received.
  209. * 2 FCS - When set, the WiLink includes the FCS with the received
  210. * frame.
  211. * When cleared, the FCS is discarded.
  212. * 1 PLCP header - When set, write all data from baseband to frame
  213. * buffer including PHY header.
  214. * 0 Reserved - Always equal to 0.
  215. *
  216. * RX Filter Options Table
  217. * Bit Definition
  218. * === ==========
  219. * 31:12 Reserved - Always equal to 0.
  220. * 11 Association - When set, the WiLink receives all association
  221. * related frames (association request/response, reassocation
  222. * request/response, and disassociation). When clear, these frames
  223. * are discarded.
  224. * 10 Auth/De auth - When set, the WiLink receives all authentication
  225. * and de-authentication frames. When clear, these frames are
  226. * discarded.
  227. * 9 Beacon - When set, the WiLink receives all beacon frames.
  228. * When clear, these frames are discarded.
  229. * 8 Contention Free - When set, the WiLink receives all contention
  230. * free frames.
  231. * When clear, these frames are discarded.
  232. * 7 Control - When set, the WiLink receives all control frames.
  233. * When clear, these frames are discarded.
  234. * 6 Data - When set, the WiLink receives all data frames.
  235. * When clear, these frames are discarded.
  236. * 5 FCS Error - When set, the WiLink receives frames that have FCS
  237. * errors.
  238. * When clear, these frames are discarded.
  239. * 4 Management - When set, the WiLink receives all management
  240. * frames.
  241. * When clear, these frames are discarded.
  242. * 3 Probe Request - When set, the WiLink receives all probe request
  243. * frames.
  244. * When clear, these frames are discarded.
  245. * 2 Probe Response - When set, the WiLink receives all probe
  246. * response frames.
  247. * When clear, these frames are discarded.
  248. * 1 RTS/CTS/ACK - When set, the WiLink receives all RTS, CTS and ACK
  249. * frames.
  250. * When clear, these frames are discarded.
  251. * 0 Rsvd Type/Sub Type - When set, the WiLink receives all frames
  252. * that have reserved frame types and sub types as defined by the
  253. * 802.11 specification.
  254. * When clear, these frames are discarded.
  255. */
  256. struct acx_rx_config {
  257. struct acx_header header;
  258. u32 config_options;
  259. u32 filter_options;
  260. } __attribute__ ((packed));
  261. enum {
  262. QOS_AC_BE = 0,
  263. QOS_AC_BK,
  264. QOS_AC_VI,
  265. QOS_AC_VO,
  266. QOS_HIGHEST_AC_INDEX = QOS_AC_VO,
  267. };
  268. #define MAX_NUM_OF_AC (QOS_HIGHEST_AC_INDEX+1)
  269. #define FIRST_AC_INDEX QOS_AC_BE
  270. #define MAX_NUM_OF_802_1d_TAGS 8
  271. #define AC_PARAMS_MAX_TSID 15
  272. #define MAX_APSD_CONF 0xffff
  273. #define QOS_TX_HIGH_MIN (0)
  274. #define QOS_TX_HIGH_MAX (100)
  275. #define QOS_TX_HIGH_BK_DEF (25)
  276. #define QOS_TX_HIGH_BE_DEF (35)
  277. #define QOS_TX_HIGH_VI_DEF (35)
  278. #define QOS_TX_HIGH_VO_DEF (35)
  279. #define QOS_TX_LOW_BK_DEF (15)
  280. #define QOS_TX_LOW_BE_DEF (25)
  281. #define QOS_TX_LOW_VI_DEF (25)
  282. #define QOS_TX_LOW_VO_DEF (25)
  283. struct acx_tx_queue_qos_config {
  284. struct acx_header header;
  285. u8 qid;
  286. u8 pad[3];
  287. /* Max number of blocks allowd in the queue */
  288. u16 high_threshold;
  289. /* Lowest memory blocks guaranteed for this queue */
  290. u16 low_threshold;
  291. } __attribute__ ((packed));
  292. struct acx_packet_detection {
  293. struct acx_header header;
  294. u32 threshold;
  295. } __attribute__ ((packed));
  296. enum acx_slot_type {
  297. SLOT_TIME_LONG = 0,
  298. SLOT_TIME_SHORT = 1,
  299. DEFAULT_SLOT_TIME = SLOT_TIME_SHORT,
  300. MAX_SLOT_TIMES = 0xFF
  301. };
  302. #define STATION_WONE_INDEX 0
  303. struct acx_slot {
  304. struct acx_header header;
  305. u8 wone_index; /* Reserved */
  306. u8 slot_time;
  307. u8 reserved[6];
  308. } __attribute__ ((packed));
  309. #define ADDRESS_GROUP_MAX (8)
  310. #define ADDRESS_GROUP_MAX_LEN (ETH_ALEN * ADDRESS_GROUP_MAX)
  311. struct multicast_grp_addr_start {
  312. struct acx_header header;
  313. u8 enabled;
  314. u8 num_groups;
  315. u8 pad[2];
  316. u8 mac_table[ADDRESS_GROUP_MAX_LEN];
  317. } __attribute__ ((packed));
  318. #define RX_TIMEOUT_PS_POLL_MIN 0
  319. #define RX_TIMEOUT_PS_POLL_MAX (200000)
  320. #define RX_TIMEOUT_PS_POLL_DEF (15)
  321. #define RX_TIMEOUT_UPSD_MIN 0
  322. #define RX_TIMEOUT_UPSD_MAX (200000)
  323. #define RX_TIMEOUT_UPSD_DEF (15)
  324. struct acx_rx_timeout {
  325. struct acx_header header;
  326. /*
  327. * The longest time the STA will wait to receive
  328. * traffic from the AP after a PS-poll has been
  329. * transmitted.
  330. */
  331. u16 ps_poll_timeout;
  332. /*
  333. * The longest time the STA will wait to receive
  334. * traffic from the AP after a frame has been sent
  335. * from an UPSD enabled queue.
  336. */
  337. u16 upsd_timeout;
  338. } __attribute__ ((packed));
  339. #define RTS_THRESHOLD_MIN 0
  340. #define RTS_THRESHOLD_MAX 4096
  341. #define RTS_THRESHOLD_DEF 2347
  342. struct acx_rts_threshold {
  343. struct acx_header header;
  344. u16 threshold;
  345. u8 pad[2];
  346. } __attribute__ ((packed));
  347. struct acx_beacon_filter_option {
  348. struct acx_header header;
  349. u8 enable;
  350. /*
  351. * The number of beacons without the unicast TIM
  352. * bit set that the firmware buffers before
  353. * signaling the host about ready frames.
  354. * When set to 0 and the filter is enabled, beacons
  355. * without the unicast TIM bit set are dropped.
  356. */
  357. u8 max_num_beacons;
  358. u8 pad[2];
  359. } __attribute__ ((packed));
  360. /*
  361. * ACXBeaconFilterEntry (not 221)
  362. * Byte Offset Size (Bytes) Definition
  363. * =========== ============ ==========
  364. * 0 1 IE identifier
  365. * 1 1 Treatment bit mask
  366. *
  367. * ACXBeaconFilterEntry (221)
  368. * Byte Offset Size (Bytes) Definition
  369. * =========== ============ ==========
  370. * 0 1 IE identifier
  371. * 1 1 Treatment bit mask
  372. * 2 3 OUI
  373. * 5 1 Type
  374. * 6 2 Version
  375. *
  376. *
  377. * Treatment bit mask - The information element handling:
  378. * bit 0 - The information element is compared and transferred
  379. * in case of change.
  380. * bit 1 - The information element is transferred to the host
  381. * with each appearance or disappearance.
  382. * Note that both bits can be set at the same time.
  383. */
  384. #define BEACON_FILTER_TABLE_MAX_IE_NUM (32)
  385. #define BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM (6)
  386. #define BEACON_FILTER_TABLE_IE_ENTRY_SIZE (2)
  387. #define BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE (6)
  388. #define BEACON_FILTER_TABLE_MAX_SIZE ((BEACON_FILTER_TABLE_MAX_IE_NUM * \
  389. BEACON_FILTER_TABLE_IE_ENTRY_SIZE) + \
  390. (BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM * \
  391. BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE))
  392. struct acx_beacon_filter_ie_table {
  393. struct acx_header header;
  394. u8 num_ie;
  395. u8 table[BEACON_FILTER_TABLE_MAX_SIZE];
  396. u8 pad[3];
  397. } __attribute__ ((packed));
  398. enum {
  399. SG_ENABLE = 0,
  400. SG_DISABLE,
  401. SG_SENSE_NO_ACTIVITY,
  402. SG_SENSE_ACTIVE
  403. };
  404. struct acx_bt_wlan_coex {
  405. struct acx_header header;
  406. /*
  407. * 0 -> PTA enabled
  408. * 1 -> PTA disabled
  409. * 2 -> sense no active mode, i.e.
  410. * an interrupt is sent upon
  411. * BT activity.
  412. * 3 -> PTA is switched on in response
  413. * to the interrupt sending.
  414. */
  415. u8 enable;
  416. u8 pad[3];
  417. } __attribute__ ((packed));
  418. #define PTA_ANTENNA_TYPE_DEF (0)
  419. #define PTA_BT_HP_MAXTIME_DEF (2000)
  420. #define PTA_WLAN_HP_MAX_TIME_DEF (5000)
  421. #define PTA_SENSE_DISABLE_TIMER_DEF (1350)
  422. #define PTA_PROTECTIVE_RX_TIME_DEF (1500)
  423. #define PTA_PROTECTIVE_TX_TIME_DEF (1500)
  424. #define PTA_TIMEOUT_NEXT_BT_LP_PACKET_DEF (3000)
  425. #define PTA_SIGNALING_TYPE_DEF (1)
  426. #define PTA_AFH_LEVERAGE_ON_DEF (0)
  427. #define PTA_NUMBER_QUIET_CYCLE_DEF (0)
  428. #define PTA_MAX_NUM_CTS_DEF (3)
  429. #define PTA_NUMBER_OF_WLAN_PACKETS_DEF (2)
  430. #define PTA_NUMBER_OF_BT_PACKETS_DEF (2)
  431. #define PTA_PROTECTIVE_RX_TIME_FAST_DEF (1500)
  432. #define PTA_PROTECTIVE_TX_TIME_FAST_DEF (3000)
  433. #define PTA_CYCLE_TIME_FAST_DEF (8700)
  434. #define PTA_RX_FOR_AVALANCHE_DEF (5)
  435. #define PTA_ELP_HP_DEF (0)
  436. #define PTA_ANTI_STARVE_PERIOD_DEF (500)
  437. #define PTA_ANTI_STARVE_NUM_CYCLE_DEF (4)
  438. #define PTA_ALLOW_PA_SD_DEF (1)
  439. #define PTA_TIME_BEFORE_BEACON_DEF (6300)
  440. #define PTA_HPDM_MAX_TIME_DEF (1600)
  441. #define PTA_TIME_OUT_NEXT_WLAN_DEF (2550)
  442. #define PTA_AUTO_MODE_NO_CTS_DEF (0)
  443. #define PTA_BT_HP_RESPECTED_DEF (3)
  444. #define PTA_WLAN_RX_MIN_RATE_DEF (24)
  445. #define PTA_ACK_MODE_DEF (1)
  446. struct acx_bt_wlan_coex_param {
  447. struct acx_header header;
  448. /*
  449. * The minimum rate of a received WLAN packet in the STA,
  450. * during protective mode, of which a new BT-HP request
  451. * during this Rx will always be respected and gain the antenna.
  452. */
  453. u32 min_rate;
  454. /* Max time the BT HP will be respected. */
  455. u16 bt_hp_max_time;
  456. /* Max time the WLAN HP will be respected. */
  457. u16 wlan_hp_max_time;
  458. /*
  459. * The time between the last BT activity
  460. * and the moment when the sense mode returns
  461. * to SENSE_INACTIVE.
  462. */
  463. u16 sense_disable_timer;
  464. /* Time before the next BT HP instance */
  465. u16 rx_time_bt_hp;
  466. u16 tx_time_bt_hp;
  467. /* range: 10-20000 default: 1500 */
  468. u16 rx_time_bt_hp_fast;
  469. u16 tx_time_bt_hp_fast;
  470. /* range: 2000-65535 default: 8700 */
  471. u16 wlan_cycle_fast;
  472. /* range: 0 - 15000 (Msec) default: 1000 */
  473. u16 bt_anti_starvation_period;
  474. /* range 400-10000(Usec) default: 3000 */
  475. u16 next_bt_lp_packet;
  476. /* Deafult: worst case for BT DH5 traffic */
  477. u16 wake_up_beacon;
  478. /* range: 0-50000(Usec) default: 1050 */
  479. u16 hp_dm_max_guard_time;
  480. /*
  481. * This is to prevent both BT & WLAN antenna
  482. * starvation.
  483. * Range: 100-50000(Usec) default:2550
  484. */
  485. u16 next_wlan_packet;
  486. /* 0 -> shared antenna */
  487. u8 antenna_type;
  488. /*
  489. * 0 -> TI legacy
  490. * 1 -> Palau
  491. */
  492. u8 signal_type;
  493. /*
  494. * BT AFH status
  495. * 0 -> no AFH
  496. * 1 -> from dedicated GPIO
  497. * 2 -> AFH on (from host)
  498. */
  499. u8 afh_leverage_on;
  500. /*
  501. * The number of cycles during which no
  502. * TX will be sent after 1 cycle of RX
  503. * transaction in protective mode
  504. */
  505. u8 quiet_cycle_num;
  506. /*
  507. * The maximum number of CTSs that will
  508. * be sent for receiving RX packet in
  509. * protective mode
  510. */
  511. u8 max_cts;
  512. /*
  513. * The number of WLAN packets
  514. * transferred in common mode before
  515. * switching to BT.
  516. */
  517. u8 wlan_packets_num;
  518. /*
  519. * The number of BT packets
  520. * transferred in common mode before
  521. * switching to WLAN.
  522. */
  523. u8 bt_packets_num;
  524. /* range: 1-255 default: 5 */
  525. u8 missed_rx_avalanche;
  526. /* range: 0-1 default: 1 */
  527. u8 wlan_elp_hp;
  528. /* range: 0 - 15 default: 4 */
  529. u8 bt_anti_starvation_cycles;
  530. u8 ack_mode_dual_ant;
  531. /*
  532. * Allow PA_SD assertion/de-assertion
  533. * during enabled BT activity.
  534. */
  535. u8 pa_sd_enable;
  536. /*
  537. * Enable/Disable PTA in auto mode:
  538. * Support Both Active & P.S modes
  539. */
  540. u8 pta_auto_mode_enable;
  541. /* range: 0 - 20 default: 1 */
  542. u8 bt_hp_respected_num;
  543. } __attribute__ ((packed));
  544. #define CCA_THRSH_ENABLE_ENERGY_D 0x140A
  545. #define CCA_THRSH_DISABLE_ENERGY_D 0xFFEF
  546. struct acx_energy_detection {
  547. struct acx_header header;
  548. /* The RX Clear Channel Assessment threshold in the PHY */
  549. u16 rx_cca_threshold;
  550. u8 tx_energy_detection;
  551. u8 pad;
  552. } __attribute__ ((packed));
  553. #define BCN_RX_TIMEOUT_DEF_VALUE 10000
  554. #define BROADCAST_RX_TIMEOUT_DEF_VALUE 20000
  555. #define RX_BROADCAST_IN_PS_DEF_VALUE 1
  556. #define CONSECUTIVE_PS_POLL_FAILURE_DEF 4
  557. struct acx_beacon_broadcast {
  558. struct acx_header header;
  559. u16 beacon_rx_timeout;
  560. u16 broadcast_timeout;
  561. /* Enables receiving of broadcast packets in PS mode */
  562. u8 rx_broadcast_in_ps;
  563. /* Consecutive PS Poll failures before updating the host */
  564. u8 ps_poll_threshold;
  565. u8 pad[2];
  566. } __attribute__ ((packed));
  567. struct acx_event_mask {
  568. struct acx_header header;
  569. u32 event_mask;
  570. u32 high_event_mask; /* Unused */
  571. } __attribute__ ((packed));
  572. #define CFG_RX_FCS BIT(2)
  573. #define CFG_RX_ALL_GOOD BIT(3)
  574. #define CFG_UNI_FILTER_EN BIT(4)
  575. #define CFG_BSSID_FILTER_EN BIT(5)
  576. #define CFG_MC_FILTER_EN BIT(6)
  577. #define CFG_MC_ADDR0_EN BIT(7)
  578. #define CFG_MC_ADDR1_EN BIT(8)
  579. #define CFG_BC_REJECT_EN BIT(9)
  580. #define CFG_SSID_FILTER_EN BIT(10)
  581. #define CFG_RX_INT_FCS_ERROR BIT(11)
  582. #define CFG_RX_INT_ENCRYPTED BIT(12)
  583. #define CFG_RX_WR_RX_STATUS BIT(13)
  584. #define CFG_RX_FILTER_NULTI BIT(14)
  585. #define CFG_RX_RESERVE BIT(15)
  586. #define CFG_RX_TIMESTAMP_TSF BIT(16)
  587. #define CFG_RX_RSV_EN BIT(0)
  588. #define CFG_RX_RCTS_ACK BIT(1)
  589. #define CFG_RX_PRSP_EN BIT(2)
  590. #define CFG_RX_PREQ_EN BIT(3)
  591. #define CFG_RX_MGMT_EN BIT(4)
  592. #define CFG_RX_FCS_ERROR BIT(5)
  593. #define CFG_RX_DATA_EN BIT(6)
  594. #define CFG_RX_CTL_EN BIT(7)
  595. #define CFG_RX_CF_EN BIT(8)
  596. #define CFG_RX_BCN_EN BIT(9)
  597. #define CFG_RX_AUTH_EN BIT(10)
  598. #define CFG_RX_ASSOC_EN BIT(11)
  599. #define SCAN_PASSIVE BIT(0)
  600. #define SCAN_5GHZ_BAND BIT(1)
  601. #define SCAN_TRIGGERED BIT(2)
  602. #define SCAN_PRIORITY_HIGH BIT(3)
  603. struct acx_fw_gen_frame_rates {
  604. struct acx_header header;
  605. u8 tx_ctrl_frame_rate; /* RATE_* */
  606. u8 tx_ctrl_frame_mod; /* CCK_* or PBCC_* */
  607. u8 tx_mgt_frame_rate;
  608. u8 tx_mgt_frame_mod;
  609. } __attribute__ ((packed));
  610. /* STA MAC */
  611. struct dot11_station_id {
  612. struct acx_header header;
  613. u8 mac[ETH_ALEN];
  614. u8 pad[2];
  615. } __attribute__ ((packed));
  616. /* HW encryption keys */
  617. #define NUM_ACCESS_CATEGORIES_COPY 4
  618. #define MAX_KEY_SIZE 32
  619. /* When set, disable HW encryption */
  620. #define DF_ENCRYPTION_DISABLE 0x01
  621. /* When set, disable HW decryption */
  622. #define DF_SNIFF_MODE_ENABLE 0x80
  623. struct acx_feature_config {
  624. struct acx_header header;
  625. u32 options;
  626. u32 data_flow_options;
  627. } __attribute__ ((packed));
  628. enum acx_key_action {
  629. KEY_ADD_OR_REPLACE = 1,
  630. KEY_REMOVE = 2,
  631. KEY_SET_ID = 3,
  632. MAX_KEY_ACTION = 0xffff,
  633. };
  634. enum acx_key_type {
  635. KEY_WEP_DEFAULT = 0,
  636. KEY_WEP_ADDR = 1,
  637. KEY_AES_GROUP = 4,
  638. KEY_AES_PAIRWISE = 5,
  639. KEY_WEP_GROUP = 6,
  640. KEY_TKIP_MIC_GROUP = 10,
  641. KEY_TKIP_MIC_PAIRWISE = 11,
  642. };
  643. /*
  644. *
  645. * key_type_e key size key format
  646. * ---------- --------- ----------
  647. * 0x00 5, 13, 29 Key data
  648. * 0x01 5, 13, 29 Key data
  649. * 0x04 16 16 bytes of key data
  650. * 0x05 16 16 bytes of key data
  651. * 0x0a 32 16 bytes of TKIP key data
  652. * 8 bytes of RX MIC key data
  653. * 8 bytes of TX MIC key data
  654. * 0x0b 32 16 bytes of TKIP key data
  655. * 8 bytes of RX MIC key data
  656. * 8 bytes of TX MIC key data
  657. *
  658. */
  659. struct acx_set_key {
  660. /* Ignored for default WEP key */
  661. u8 addr[ETH_ALEN];
  662. /* key_action_e */
  663. u16 key_action;
  664. u16 reserved_1;
  665. /* key size in bytes */
  666. u8 key_size;
  667. /* key_type_e */
  668. u8 key_type;
  669. u8 ssid_profile;
  670. /*
  671. * TKIP, AES: frame's key id field.
  672. * For WEP default key: key id;
  673. */
  674. u8 id;
  675. u8 reserved_2[6];
  676. u8 key[MAX_KEY_SIZE];
  677. u16 ac_seq_num16[NUM_ACCESS_CATEGORIES_COPY];
  678. u32 ac_seq_num32[NUM_ACCESS_CATEGORIES_COPY];
  679. } __attribute__ ((packed));
  680. struct acx_current_tx_power {
  681. struct acx_header header;
  682. u8 current_tx_power;
  683. u8 padding[3];
  684. } __attribute__ ((packed));
  685. struct acx_dot11_default_key {
  686. struct acx_header header;
  687. u8 id;
  688. u8 pad[3];
  689. } __attribute__ ((packed));
  690. struct acx_tsf_info {
  691. struct acx_header header;
  692. u32 current_tsf_msb;
  693. u32 current_tsf_lsb;
  694. u32 last_TBTT_msb;
  695. u32 last_TBTT_lsb;
  696. u8 last_dtim_count;
  697. u8 pad[3];
  698. } __attribute__ ((packed));
  699. /* 802.11 PS */
  700. enum acx_ps_mode {
  701. STATION_ACTIVE_MODE,
  702. STATION_POWER_SAVE_MODE
  703. };
  704. struct acx_ps_params {
  705. u8 ps_mode; /* STATION_* */
  706. u8 send_null_data; /* Do we have to send NULL data packet ? */
  707. u8 retries; /* Number of retires for the initial NULL data packet */
  708. /*
  709. * TUs during which the target stays awake after switching
  710. * to power save mode.
  711. */
  712. u8 hang_over_period;
  713. u16 null_data_rate;
  714. u8 pad[2];
  715. } __attribute__ ((packed));
  716. enum acx_wake_up_event {
  717. WAKE_UP_EVENT_BEACON_BITMAP = 0x01, /* Wake on every Beacon*/
  718. WAKE_UP_EVENT_DTIM_BITMAP = 0x02, /* Wake on every DTIM*/
  719. WAKE_UP_EVENT_N_DTIM_BITMAP = 0x04, /* Wake on every Nth DTIM */
  720. WAKE_UP_EVENT_N_BEACONS_BITMAP = 0x08, /* Wake on every Nth Beacon */
  721. WAKE_UP_EVENT_BITS_MASK = 0x0F
  722. };
  723. struct acx_wake_up_condition {
  724. struct acx_header header;
  725. u8 wake_up_event; /* Only one bit can be set */
  726. u8 listen_interval;
  727. u8 pad[2];
  728. } __attribute__ ((packed));
  729. struct acx_aid {
  730. struct acx_header header;
  731. /*
  732. * To be set when associated with an AP.
  733. */
  734. u16 aid;
  735. u8 pad[2];
  736. } __attribute__ ((packed));
  737. enum acx_preamble_type {
  738. ACX_PREAMBLE_LONG = 0,
  739. ACX_PREAMBLE_SHORT = 1
  740. };
  741. struct acx_preamble {
  742. struct acx_header header;
  743. /*
  744. * When set, the WiLink transmits the frames with a short preamble and
  745. * when cleared, the WiLink transmits the frames with a long preamble.
  746. */
  747. u8 preamble;
  748. u8 padding[3];
  749. } __attribute__ ((packed));
  750. enum acx_ctsprotect_type {
  751. CTSPROTECT_DISABLE = 0,
  752. CTSPROTECT_ENABLE = 1
  753. };
  754. struct acx_ctsprotect {
  755. struct acx_header header;
  756. u8 ctsprotect;
  757. u8 padding[3];
  758. } __attribute__ ((packed));
  759. struct acx_tx_statistics {
  760. u32 internal_desc_overflow;
  761. } __attribute__ ((packed));
  762. struct acx_rx_statistics {
  763. u32 out_of_mem;
  764. u32 hdr_overflow;
  765. u32 hw_stuck;
  766. u32 dropped;
  767. u32 fcs_err;
  768. u32 xfr_hint_trig;
  769. u32 path_reset;
  770. u32 reset_counter;
  771. } __attribute__ ((packed));
  772. struct acx_dma_statistics {
  773. u32 rx_requested;
  774. u32 rx_errors;
  775. u32 tx_requested;
  776. u32 tx_errors;
  777. } __attribute__ ((packed));
  778. struct acx_isr_statistics {
  779. /* host command complete */
  780. u32 cmd_cmplt;
  781. /* fiqisr() */
  782. u32 fiqs;
  783. /* (INT_STS_ND & INT_TRIG_RX_HEADER) */
  784. u32 rx_headers;
  785. /* (INT_STS_ND & INT_TRIG_RX_CMPLT) */
  786. u32 rx_completes;
  787. /* (INT_STS_ND & INT_TRIG_NO_RX_BUF) */
  788. u32 rx_mem_overflow;
  789. /* (INT_STS_ND & INT_TRIG_S_RX_RDY) */
  790. u32 rx_rdys;
  791. /* irqisr() */
  792. u32 irqs;
  793. /* (INT_STS_ND & INT_TRIG_TX_PROC) */
  794. u32 tx_procs;
  795. /* (INT_STS_ND & INT_TRIG_DECRYPT_DONE) */
  796. u32 decrypt_done;
  797. /* (INT_STS_ND & INT_TRIG_DMA0) */
  798. u32 dma0_done;
  799. /* (INT_STS_ND & INT_TRIG_DMA1) */
  800. u32 dma1_done;
  801. /* (INT_STS_ND & INT_TRIG_TX_EXC_CMPLT) */
  802. u32 tx_exch_complete;
  803. /* (INT_STS_ND & INT_TRIG_COMMAND) */
  804. u32 commands;
  805. /* (INT_STS_ND & INT_TRIG_RX_PROC) */
  806. u32 rx_procs;
  807. /* (INT_STS_ND & INT_TRIG_PM_802) */
  808. u32 hw_pm_mode_changes;
  809. /* (INT_STS_ND & INT_TRIG_ACKNOWLEDGE) */
  810. u32 host_acknowledges;
  811. /* (INT_STS_ND & INT_TRIG_PM_PCI) */
  812. u32 pci_pm;
  813. /* (INT_STS_ND & INT_TRIG_ACM_WAKEUP) */
  814. u32 wakeups;
  815. /* (INT_STS_ND & INT_TRIG_LOW_RSSI) */
  816. u32 low_rssi;
  817. } __attribute__ ((packed));
  818. struct acx_wep_statistics {
  819. /* WEP address keys configured */
  820. u32 addr_key_count;
  821. /* default keys configured */
  822. u32 default_key_count;
  823. u32 reserved;
  824. /* number of times that WEP key not found on lookup */
  825. u32 key_not_found;
  826. /* number of times that WEP key decryption failed */
  827. u32 decrypt_fail;
  828. /* WEP packets decrypted */
  829. u32 packets;
  830. /* WEP decrypt interrupts */
  831. u32 interrupt;
  832. } __attribute__ ((packed));
  833. #define ACX_MISSED_BEACONS_SPREAD 10
  834. struct acx_pwr_statistics {
  835. /* the amount of enters into power save mode (both PD & ELP) */
  836. u32 ps_enter;
  837. /* the amount of enters into ELP mode */
  838. u32 elp_enter;
  839. /* the amount of missing beacon interrupts to the host */
  840. u32 missing_bcns;
  841. /* the amount of wake on host-access times */
  842. u32 wake_on_host;
  843. /* the amount of wake on timer-expire */
  844. u32 wake_on_timer_exp;
  845. /* the number of packets that were transmitted with PS bit set */
  846. u32 tx_with_ps;
  847. /* the number of packets that were transmitted with PS bit clear */
  848. u32 tx_without_ps;
  849. /* the number of received beacons */
  850. u32 rcvd_beacons;
  851. /* the number of entering into PowerOn (power save off) */
  852. u32 power_save_off;
  853. /* the number of entries into power save mode */
  854. u16 enable_ps;
  855. /*
  856. * the number of exits from power save, not including failed PS
  857. * transitions
  858. */
  859. u16 disable_ps;
  860. /*
  861. * the number of times the TSF counter was adjusted because
  862. * of drift
  863. */
  864. u32 fix_tsf_ps;
  865. /* Gives statistics about the spread continuous missed beacons.
  866. * The 16 LSB are dedicated for the PS mode.
  867. * The 16 MSB are dedicated for the PS mode.
  868. * cont_miss_bcns_spread[0] - single missed beacon.
  869. * cont_miss_bcns_spread[1] - two continuous missed beacons.
  870. * cont_miss_bcns_spread[2] - three continuous missed beacons.
  871. * ...
  872. * cont_miss_bcns_spread[9] - ten and more continuous missed beacons.
  873. */
  874. u32 cont_miss_bcns_spread[ACX_MISSED_BEACONS_SPREAD];
  875. /* the number of beacons in awake mode */
  876. u32 rcvd_awake_beacons;
  877. } __attribute__ ((packed));
  878. struct acx_mic_statistics {
  879. u32 rx_pkts;
  880. u32 calc_failure;
  881. } __attribute__ ((packed));
  882. struct acx_aes_statistics {
  883. u32 encrypt_fail;
  884. u32 decrypt_fail;
  885. u32 encrypt_packets;
  886. u32 decrypt_packets;
  887. u32 encrypt_interrupt;
  888. u32 decrypt_interrupt;
  889. } __attribute__ ((packed));
  890. struct acx_event_statistics {
  891. u32 heart_beat;
  892. u32 calibration;
  893. u32 rx_mismatch;
  894. u32 rx_mem_empty;
  895. u32 rx_pool;
  896. u32 oom_late;
  897. u32 phy_transmit_error;
  898. u32 tx_stuck;
  899. } __attribute__ ((packed));
  900. struct acx_ps_statistics {
  901. u32 pspoll_timeouts;
  902. u32 upsd_timeouts;
  903. u32 upsd_max_sptime;
  904. u32 upsd_max_apturn;
  905. u32 pspoll_max_apturn;
  906. u32 pspoll_utilization;
  907. u32 upsd_utilization;
  908. } __attribute__ ((packed));
  909. struct acx_rxpipe_statistics {
  910. u32 rx_prep_beacon_drop;
  911. u32 descr_host_int_trig_rx_data;
  912. u32 beacon_buffer_thres_host_int_trig_rx_data;
  913. u32 missed_beacon_host_int_trig_rx_data;
  914. u32 tx_xfr_host_int_trig_rx_data;
  915. } __attribute__ ((packed));
  916. struct acx_statistics {
  917. struct acx_header header;
  918. struct acx_tx_statistics tx;
  919. struct acx_rx_statistics rx;
  920. struct acx_dma_statistics dma;
  921. struct acx_isr_statistics isr;
  922. struct acx_wep_statistics wep;
  923. struct acx_pwr_statistics pwr;
  924. struct acx_aes_statistics aes;
  925. struct acx_mic_statistics mic;
  926. struct acx_event_statistics event;
  927. struct acx_ps_statistics ps;
  928. struct acx_rxpipe_statistics rxpipe;
  929. } __attribute__ ((packed));
  930. enum {
  931. ACX_WAKE_UP_CONDITIONS = 0x0002,
  932. ACX_MEM_CFG = 0x0003,
  933. ACX_SLOT = 0x0004,
  934. ACX_QUEUE_HEAD = 0x0005, /* for MASTER mode only */
  935. ACX_AC_CFG = 0x0007,
  936. ACX_MEM_MAP = 0x0008,
  937. ACX_AID = 0x000A,
  938. ACX_RADIO_PARAM = 0x000B, /* Not used */
  939. ACX_CFG = 0x000C, /* Not used */
  940. ACX_FW_REV = 0x000D,
  941. ACX_MEDIUM_USAGE = 0x000F,
  942. ACX_RX_CFG = 0x0010,
  943. ACX_TX_QUEUE_CFG = 0x0011, /* FIXME: only used by wl1251 */
  944. ACX_BSS_IN_PS = 0x0012, /* for AP only */
  945. ACX_STATISTICS = 0x0013, /* Debug API */
  946. ACX_FEATURE_CFG = 0x0015,
  947. ACX_MISC_CFG = 0x0017, /* Not used */
  948. ACX_TID_CFG = 0x001A,
  949. ACX_BEACON_FILTER_OPT = 0x001F,
  950. ACX_LOW_RSSI = 0x0020,
  951. ACX_NOISE_HIST = 0x0021,
  952. ACX_HDK_VERSION = 0x0022, /* ??? */
  953. ACX_PD_THRESHOLD = 0x0023,
  954. ACX_DATA_PATH_PARAMS = 0x0024, /* WO */
  955. ACX_DATA_PATH_RESP_PARAMS = 0x0024, /* RO */
  956. ACX_CCA_THRESHOLD = 0x0025,
  957. ACX_EVENT_MBOX_MASK = 0x0026,
  958. #ifdef FW_RUNNING_AS_AP
  959. ACX_DTIM_PERIOD = 0x0027, /* for AP only */
  960. #else
  961. ACX_WR_TBTT_AND_DTIM = 0x0027, /* STA only */
  962. #endif
  963. ACX_ACI_OPTION_CFG = 0x0029, /* OBSOLETE (for 1251)*/
  964. ACX_GPIO_CFG = 0x002A, /* Not used */
  965. ACX_GPIO_SET = 0x002B, /* Not used */
  966. ACX_PM_CFG = 0x002C, /* To Be Documented */
  967. ACX_CONN_MONIT_PARAMS = 0x002D,
  968. ACX_AVERAGE_RSSI = 0x002E, /* Not used */
  969. ACX_CONS_TX_FAILURE = 0x002F,
  970. ACX_BCN_DTIM_OPTIONS = 0x0031,
  971. ACX_SG_ENABLE = 0x0032,
  972. ACX_SG_CFG = 0x0033,
  973. ACX_ANTENNA_DIVERSITY_CFG = 0x0035, /* To Be Documented */
  974. ACX_LOW_SNR = 0x0037, /* To Be Documented */
  975. ACX_BEACON_FILTER_TABLE = 0x0038,
  976. ACX_ARP_IP_FILTER = 0x0039,
  977. ACX_ROAMING_STATISTICS_TBL = 0x003B,
  978. ACX_RATE_POLICY = 0x003D,
  979. ACX_CTS_PROTECTION = 0x003E,
  980. ACX_SLEEP_AUTH = 0x003F,
  981. ACX_PREAMBLE_TYPE = 0x0040,
  982. ACX_ERROR_CNT = 0x0041,
  983. ACX_FW_GEN_FRAME_RATES = 0x0042,
  984. ACX_IBSS_FILTER = 0x0044,
  985. ACX_SERVICE_PERIOD_TIMEOUT = 0x0045,
  986. ACX_TSF_INFO = 0x0046,
  987. ACX_CONFIG_PS_WMM = 0x0049,
  988. ACX_ENABLE_RX_DATA_FILTER = 0x004A,
  989. ACX_SET_RX_DATA_FILTER = 0x004B,
  990. ACX_GET_DATA_FILTER_STATISTICS = 0x004C,
  991. ACX_POWER_LEVEL_TABLE = 0x004D,
  992. ACX_BET_ENABLE = 0x0050,
  993. DOT11_STATION_ID = 0x1001,
  994. DOT11_RX_MSDU_LIFE_TIME = 0x1004,
  995. DOT11_CUR_TX_PWR = 0x100D,
  996. DOT11_DEFAULT_KEY = 0x1010,
  997. DOT11_RX_DOT11_MODE = 0x1012,
  998. DOT11_RTS_THRESHOLD = 0x1013,
  999. DOT11_GROUP_ADDRESS_TBL = 0x1014,
  1000. MAX_DOT11_IE = DOT11_GROUP_ADDRESS_TBL,
  1001. MAX_IE = 0xFFFF
  1002. };
  1003. int wl12xx_acx_frame_rates(struct wl12xx *wl, u8 ctrl_rate, u8 ctrl_mod,
  1004. u8 mgt_rate, u8 mgt_mod);
  1005. int wl12xx_acx_station_id(struct wl12xx *wl);
  1006. int wl12xx_acx_default_key(struct wl12xx *wl, u8 key_id);
  1007. int wl12xx_acx_wake_up_conditions(struct wl12xx *wl, u8 listen_interval);
  1008. int wl12xx_acx_sleep_auth(struct wl12xx *wl, u8 sleep_auth);
  1009. int wl12xx_acx_fw_version(struct wl12xx *wl, char *buf, size_t len);
  1010. int wl12xx_acx_tx_power(struct wl12xx *wl, int power);
  1011. int wl12xx_acx_feature_cfg(struct wl12xx *wl);
  1012. int wl12xx_acx_mem_map(struct wl12xx *wl, void *mem_map, size_t len);
  1013. int wl12xx_acx_data_path_params(struct wl12xx *wl,
  1014. struct acx_data_path_params_resp *data_path);
  1015. int wl12xx_acx_rx_msdu_life_time(struct wl12xx *wl, u32 life_time);
  1016. int wl12xx_acx_rx_config(struct wl12xx *wl, u32 config, u32 filter);
  1017. int wl12xx_acx_pd_threshold(struct wl12xx *wl);
  1018. int wl12xx_acx_slot(struct wl12xx *wl, enum acx_slot_type slot_time);
  1019. int wl12xx_acx_group_address_tbl(struct wl12xx *wl);
  1020. int wl12xx_acx_service_period_timeout(struct wl12xx *wl);
  1021. int wl12xx_acx_rts_threshold(struct wl12xx *wl, u16 rts_threshold);
  1022. int wl12xx_acx_beacon_filter_opt(struct wl12xx *wl);
  1023. int wl12xx_acx_beacon_filter_table(struct wl12xx *wl);
  1024. int wl12xx_acx_sg_enable(struct wl12xx *wl);
  1025. int wl12xx_acx_sg_cfg(struct wl12xx *wl);
  1026. int wl12xx_acx_cca_threshold(struct wl12xx *wl);
  1027. int wl12xx_acx_bcn_dtim_options(struct wl12xx *wl);
  1028. int wl12xx_acx_aid(struct wl12xx *wl, u16 aid);
  1029. int wl12xx_acx_event_mbox_mask(struct wl12xx *wl, u32 event_mask);
  1030. int wl12xx_acx_set_preamble(struct wl12xx *wl, enum acx_preamble_type preamble);
  1031. int wl12xx_acx_cts_protect(struct wl12xx *wl,
  1032. enum acx_ctsprotect_type ctsprotect);
  1033. int wl12xx_acx_statistics(struct wl12xx *wl, struct acx_statistics *stats);
  1034. #endif /* __WL12XX_ACX_H__ */