iwl3945-base.c 120 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/ieee80211_radiotap.h>
  42. #include <net/lib80211.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-helpers.h"
  52. #include "iwl-core.h"
  53. #include "iwl-dev.h"
  54. /*
  55. * module name, copyright, version, etc.
  56. */
  57. #define DRV_DESCRIPTION \
  58. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  59. #ifdef CONFIG_IWLWIFI_DEBUG
  60. #define VD "d"
  61. #else
  62. #define VD
  63. #endif
  64. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  65. #define VS "s"
  66. #else
  67. #define VS
  68. #endif
  69. #define IWL39_VERSION "1.2.26k" VD VS
  70. #define DRV_COPYRIGHT "Copyright(c) 2003-2009 Intel Corporation"
  71. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  72. #define DRV_VERSION IWL39_VERSION
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .num_of_queues = IWL39_MAX_NUM_QUEUES,
  80. .sw_crypto = 1,
  81. .restart_fw = 1,
  82. /* the rest are 0 by default */
  83. };
  84. /**
  85. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  86. * @priv: eeprom and antenna fields are used to determine antenna flags
  87. *
  88. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  89. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  90. *
  91. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  92. * IWL_ANTENNA_MAIN - Force MAIN antenna
  93. * IWL_ANTENNA_AUX - Force AUX antenna
  94. */
  95. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  96. {
  97. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  98. switch (iwl3945_mod_params.antenna) {
  99. case IWL_ANTENNA_DIVERSITY:
  100. return 0;
  101. case IWL_ANTENNA_MAIN:
  102. if (eeprom->antenna_switch_type)
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  104. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  105. case IWL_ANTENNA_AUX:
  106. if (eeprom->antenna_switch_type)
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  108. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  109. }
  110. /* bad antenna selector value */
  111. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  112. iwl3945_mod_params.antenna);
  113. return 0; /* "diversity" is default if error */
  114. }
  115. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  116. struct ieee80211_key_conf *keyconf,
  117. u8 sta_id)
  118. {
  119. unsigned long flags;
  120. __le16 key_flags = 0;
  121. int ret;
  122. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  123. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  124. if (sta_id == priv->hw_params.bcast_sta_id)
  125. key_flags |= STA_KEY_MULTICAST_MSK;
  126. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  127. keyconf->hw_key_idx = keyconf->keyidx;
  128. key_flags &= ~STA_KEY_FLG_INVALID;
  129. spin_lock_irqsave(&priv->sta_lock, flags);
  130. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  131. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  132. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  133. keyconf->keylen);
  134. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  135. keyconf->keylen);
  136. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  137. == STA_KEY_FLG_NO_ENC)
  138. priv->stations[sta_id].sta.key.key_offset =
  139. iwl_get_free_ucode_key_index(priv);
  140. /* else, we are overriding an existing key => no need to allocated room
  141. * in uCode. */
  142. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  143. "no space for a new key");
  144. priv->stations[sta_id].sta.key.key_flags = key_flags;
  145. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  146. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  147. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  148. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  149. spin_unlock_irqrestore(&priv->sta_lock, flags);
  150. return ret;
  151. }
  152. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  153. struct ieee80211_key_conf *keyconf,
  154. u8 sta_id)
  155. {
  156. return -EOPNOTSUPP;
  157. }
  158. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  159. struct ieee80211_key_conf *keyconf,
  160. u8 sta_id)
  161. {
  162. return -EOPNOTSUPP;
  163. }
  164. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  165. {
  166. unsigned long flags;
  167. spin_lock_irqsave(&priv->sta_lock, flags);
  168. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  169. memset(&priv->stations[sta_id].sta.key, 0,
  170. sizeof(struct iwl4965_keyinfo));
  171. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  172. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  173. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  174. spin_unlock_irqrestore(&priv->sta_lock, flags);
  175. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  176. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  177. return 0;
  178. }
  179. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  180. struct ieee80211_key_conf *keyconf, u8 sta_id)
  181. {
  182. int ret = 0;
  183. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  184. switch (keyconf->alg) {
  185. case ALG_CCMP:
  186. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  187. break;
  188. case ALG_TKIP:
  189. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  190. break;
  191. case ALG_WEP:
  192. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  193. break;
  194. default:
  195. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  196. ret = -EINVAL;
  197. }
  198. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  199. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  200. sta_id, ret);
  201. return ret;
  202. }
  203. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  204. {
  205. int ret = -EOPNOTSUPP;
  206. return ret;
  207. }
  208. static int iwl3945_set_static_key(struct iwl_priv *priv,
  209. struct ieee80211_key_conf *key)
  210. {
  211. if (key->alg == ALG_WEP)
  212. return -EOPNOTSUPP;
  213. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  214. return -EINVAL;
  215. }
  216. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  217. {
  218. struct list_head *element;
  219. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  220. priv->frames_count);
  221. while (!list_empty(&priv->free_frames)) {
  222. element = priv->free_frames.next;
  223. list_del(element);
  224. kfree(list_entry(element, struct iwl3945_frame, list));
  225. priv->frames_count--;
  226. }
  227. if (priv->frames_count) {
  228. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  229. priv->frames_count);
  230. priv->frames_count = 0;
  231. }
  232. }
  233. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  234. {
  235. struct iwl3945_frame *frame;
  236. struct list_head *element;
  237. if (list_empty(&priv->free_frames)) {
  238. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  239. if (!frame) {
  240. IWL_ERR(priv, "Could not allocate frame!\n");
  241. return NULL;
  242. }
  243. priv->frames_count++;
  244. return frame;
  245. }
  246. element = priv->free_frames.next;
  247. list_del(element);
  248. return list_entry(element, struct iwl3945_frame, list);
  249. }
  250. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  251. {
  252. memset(frame, 0, sizeof(*frame));
  253. list_add(&frame->list, &priv->free_frames);
  254. }
  255. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  256. struct ieee80211_hdr *hdr,
  257. int left)
  258. {
  259. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  260. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  261. (priv->iw_mode != NL80211_IFTYPE_AP)))
  262. return 0;
  263. if (priv->ibss_beacon->len > left)
  264. return 0;
  265. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  266. return priv->ibss_beacon->len;
  267. }
  268. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  269. {
  270. struct iwl3945_frame *frame;
  271. unsigned int frame_size;
  272. int rc;
  273. u8 rate;
  274. frame = iwl3945_get_free_frame(priv);
  275. if (!frame) {
  276. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  277. "command.\n");
  278. return -ENOMEM;
  279. }
  280. rate = iwl_rate_get_lowest_plcp(priv);
  281. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  282. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  283. &frame->u.cmd[0]);
  284. iwl3945_free_frame(priv, frame);
  285. return rc;
  286. }
  287. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  288. {
  289. if (priv->shared_virt)
  290. pci_free_consistent(priv->pci_dev,
  291. sizeof(struct iwl3945_shared),
  292. priv->shared_virt,
  293. priv->shared_phys);
  294. }
  295. #define MAX_UCODE_BEACON_INTERVAL 1024
  296. #define INTEL_CONN_LISTEN_INTERVAL cpu_to_le16(0xA)
  297. static __le16 iwl3945_adjust_beacon_interval(u16 beacon_val)
  298. {
  299. u16 new_val = 0;
  300. u16 beacon_factor = 0;
  301. beacon_factor =
  302. (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  303. / MAX_UCODE_BEACON_INTERVAL;
  304. new_val = beacon_val / beacon_factor;
  305. return cpu_to_le16(new_val);
  306. }
  307. static void iwl3945_setup_rxon_timing(struct iwl_priv *priv)
  308. {
  309. u64 interval_tm_unit;
  310. u64 tsf, result;
  311. unsigned long flags;
  312. struct ieee80211_conf *conf = NULL;
  313. u16 beacon_int = 0;
  314. conf = ieee80211_get_hw_conf(priv->hw);
  315. spin_lock_irqsave(&priv->lock, flags);
  316. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  317. priv->rxon_timing.listen_interval = INTEL_CONN_LISTEN_INTERVAL;
  318. tsf = priv->timestamp;
  319. beacon_int = priv->beacon_int;
  320. spin_unlock_irqrestore(&priv->lock, flags);
  321. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  322. if (beacon_int == 0) {
  323. priv->rxon_timing.beacon_interval = cpu_to_le16(100);
  324. priv->rxon_timing.beacon_init_val = cpu_to_le32(102400);
  325. } else {
  326. priv->rxon_timing.beacon_interval =
  327. cpu_to_le16(beacon_int);
  328. priv->rxon_timing.beacon_interval =
  329. iwl3945_adjust_beacon_interval(
  330. le16_to_cpu(priv->rxon_timing.beacon_interval));
  331. }
  332. priv->rxon_timing.atim_window = 0;
  333. } else {
  334. priv->rxon_timing.beacon_interval =
  335. iwl3945_adjust_beacon_interval(
  336. priv->vif->bss_conf.beacon_int);
  337. /* TODO: we need to get atim_window from upper stack
  338. * for now we set to 0 */
  339. priv->rxon_timing.atim_window = 0;
  340. }
  341. interval_tm_unit =
  342. (le16_to_cpu(priv->rxon_timing.beacon_interval) * 1024);
  343. result = do_div(tsf, interval_tm_unit);
  344. priv->rxon_timing.beacon_init_val =
  345. cpu_to_le32((u32) ((u64) interval_tm_unit - result));
  346. IWL_DEBUG_ASSOC(priv,
  347. "beacon interval %d beacon timer %d beacon tim %d\n",
  348. le16_to_cpu(priv->rxon_timing.beacon_interval),
  349. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  350. le16_to_cpu(priv->rxon_timing.atim_window));
  351. }
  352. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  353. struct ieee80211_tx_info *info,
  354. struct iwl_cmd *cmd,
  355. struct sk_buff *skb_frag,
  356. int sta_id)
  357. {
  358. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  359. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  360. switch (keyinfo->alg) {
  361. case ALG_CCMP:
  362. tx->sec_ctl = TX_CMD_SEC_CCM;
  363. memcpy(tx->key, keyinfo->key, keyinfo->keylen);
  364. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  365. break;
  366. case ALG_TKIP:
  367. break;
  368. case ALG_WEP:
  369. tx->sec_ctl = TX_CMD_SEC_WEP |
  370. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  371. if (keyinfo->keylen == 13)
  372. tx->sec_ctl |= TX_CMD_SEC_KEY128;
  373. memcpy(&tx->key[3], keyinfo->key, keyinfo->keylen);
  374. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  375. "with key %d\n", info->control.hw_key->hw_key_idx);
  376. break;
  377. default:
  378. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  379. break;
  380. }
  381. }
  382. /*
  383. * handle build REPLY_TX command notification.
  384. */
  385. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  386. struct iwl_cmd *cmd,
  387. struct ieee80211_tx_info *info,
  388. struct ieee80211_hdr *hdr, u8 std_id)
  389. {
  390. struct iwl3945_tx_cmd *tx = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  391. __le32 tx_flags = tx->tx_flags;
  392. __le16 fc = hdr->frame_control;
  393. u8 rc_flags = info->control.rates[0].flags;
  394. tx->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  395. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  396. tx_flags |= TX_CMD_FLG_ACK_MSK;
  397. if (ieee80211_is_mgmt(fc))
  398. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  399. if (ieee80211_is_probe_resp(fc) &&
  400. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  401. tx_flags |= TX_CMD_FLG_TSF_MSK;
  402. } else {
  403. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  404. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  405. }
  406. tx->sta_id = std_id;
  407. if (ieee80211_has_morefrags(fc))
  408. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  409. if (ieee80211_is_data_qos(fc)) {
  410. u8 *qc = ieee80211_get_qos_ctl(hdr);
  411. tx->tid_tspec = qc[0] & 0xf;
  412. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  413. } else {
  414. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  415. }
  416. if (rc_flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  417. tx_flags |= TX_CMD_FLG_RTS_MSK;
  418. tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  419. } else if (rc_flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  420. tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  421. tx_flags |= TX_CMD_FLG_CTS_MSK;
  422. }
  423. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  424. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  425. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  426. if (ieee80211_is_mgmt(fc)) {
  427. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  428. tx->timeout.pm_frame_timeout = cpu_to_le16(3);
  429. else
  430. tx->timeout.pm_frame_timeout = cpu_to_le16(2);
  431. } else {
  432. tx->timeout.pm_frame_timeout = 0;
  433. #ifdef CONFIG_IWLWIFI_LEDS
  434. priv->rxtxpackets += le16_to_cpu(cmd->cmd.tx.len);
  435. #endif
  436. }
  437. tx->driver_txop = 0;
  438. tx->tx_flags = tx_flags;
  439. tx->next_frame_len = 0;
  440. }
  441. /*
  442. * start REPLY_TX command process
  443. */
  444. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  445. {
  446. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  447. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  448. struct iwl3945_tx_cmd *tx;
  449. struct iwl_tx_queue *txq = NULL;
  450. struct iwl_queue *q = NULL;
  451. struct iwl_cmd *out_cmd = NULL;
  452. dma_addr_t phys_addr;
  453. dma_addr_t txcmd_phys;
  454. int txq_id = skb_get_queue_mapping(skb);
  455. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  456. u8 id;
  457. u8 unicast;
  458. u8 sta_id;
  459. u8 tid = 0;
  460. u16 seq_number = 0;
  461. __le16 fc;
  462. u8 wait_write_ptr = 0;
  463. u8 *qc = NULL;
  464. unsigned long flags;
  465. int rc;
  466. spin_lock_irqsave(&priv->lock, flags);
  467. if (iwl_is_rfkill(priv)) {
  468. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  469. goto drop_unlock;
  470. }
  471. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  472. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  473. goto drop_unlock;
  474. }
  475. unicast = !is_multicast_ether_addr(hdr->addr1);
  476. id = 0;
  477. fc = hdr->frame_control;
  478. #ifdef CONFIG_IWLWIFI_DEBUG
  479. if (ieee80211_is_auth(fc))
  480. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  481. else if (ieee80211_is_assoc_req(fc))
  482. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  483. else if (ieee80211_is_reassoc_req(fc))
  484. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  485. #endif
  486. /* drop all data frame if we are not associated */
  487. if (ieee80211_is_data(fc) &&
  488. (!iwl_is_monitor_mode(priv)) && /* packet injection */
  489. (!iwl_is_associated(priv) ||
  490. ((priv->iw_mode == NL80211_IFTYPE_STATION) && !priv->assoc_id))) {
  491. IWL_DEBUG_DROP(priv, "Dropping - !iwl_is_associated\n");
  492. goto drop_unlock;
  493. }
  494. spin_unlock_irqrestore(&priv->lock, flags);
  495. hdr_len = ieee80211_hdrlen(fc);
  496. /* Find (or create) index into station table for destination station */
  497. sta_id = iwl_get_sta_id(priv, hdr);
  498. if (sta_id == IWL_INVALID_STATION) {
  499. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  500. hdr->addr1);
  501. goto drop;
  502. }
  503. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  504. if (ieee80211_is_data_qos(fc)) {
  505. qc = ieee80211_get_qos_ctl(hdr);
  506. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  507. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  508. IEEE80211_SCTL_SEQ;
  509. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  510. (hdr->seq_ctrl &
  511. cpu_to_le16(IEEE80211_SCTL_FRAG));
  512. seq_number += 0x10;
  513. }
  514. /* Descriptor for chosen Tx queue */
  515. txq = &priv->txq[txq_id];
  516. q = &txq->q;
  517. spin_lock_irqsave(&priv->lock, flags);
  518. idx = get_cmd_index(q, q->write_ptr, 0);
  519. /* Set up driver data for this TFD */
  520. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  521. txq->txb[q->write_ptr].skb[0] = skb;
  522. /* Init first empty entry in queue's array of Tx/cmd buffers */
  523. out_cmd = txq->cmd[idx];
  524. tx = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  525. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  526. memset(tx, 0, sizeof(*tx));
  527. /*
  528. * Set up the Tx-command (not MAC!) header.
  529. * Store the chosen Tx queue and TFD index within the sequence field;
  530. * after Tx, uCode's Tx response will return this value so driver can
  531. * locate the frame within the tx queue and do post-tx processing.
  532. */
  533. out_cmd->hdr.cmd = REPLY_TX;
  534. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  535. INDEX_TO_SEQ(q->write_ptr)));
  536. /* Copy MAC header from skb into command buffer */
  537. memcpy(tx->hdr, hdr, hdr_len);
  538. if (info->control.hw_key)
  539. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  540. /* TODO need this for burst mode later on */
  541. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  542. /* set is_hcca to 0; it probably will never be implemented */
  543. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  544. /* Total # bytes to be transmitted */
  545. len = (u16)skb->len;
  546. tx->len = cpu_to_le16(len);
  547. tx->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  548. tx->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  549. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  550. txq->need_update = 1;
  551. if (qc)
  552. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  553. } else {
  554. wait_write_ptr = 1;
  555. txq->need_update = 0;
  556. }
  557. IWL_DEBUG_TX(priv, "sequence nr = 0X%x \n",
  558. le16_to_cpu(out_cmd->hdr.sequence));
  559. IWL_DEBUG_TX(priv, "tx_flags = 0X%x \n", le32_to_cpu(tx->tx_flags));
  560. iwl_print_hex_dump(priv, IWL_DL_TX, tx, sizeof(*tx));
  561. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx->hdr,
  562. ieee80211_hdrlen(fc));
  563. /*
  564. * Use the first empty entry in this queue's command buffer array
  565. * to contain the Tx command and MAC header concatenated together
  566. * (payload data will be in another buffer).
  567. * Size of this varies, due to varying MAC header length.
  568. * If end is not dword aligned, we'll have 2 extra bytes at the end
  569. * of the MAC header (device reads on dword boundaries).
  570. * We'll tell device about this padding later.
  571. */
  572. len = sizeof(struct iwl3945_tx_cmd) +
  573. sizeof(struct iwl_cmd_header) + hdr_len;
  574. len_org = len;
  575. len = (len + 3) & ~3;
  576. if (len_org != len)
  577. len_org = 1;
  578. else
  579. len_org = 0;
  580. /* Physical address of this Tx command's header (not MAC header!),
  581. * within command buffer array. */
  582. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  583. len, PCI_DMA_TODEVICE);
  584. /* we do not map meta data ... so we can safely access address to
  585. * provide to unmap command*/
  586. pci_unmap_addr_set(&out_cmd->meta, mapping, txcmd_phys);
  587. pci_unmap_len_set(&out_cmd->meta, len, len);
  588. /* Add buffer containing Tx command and MAC(!) header to TFD's
  589. * first entry */
  590. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  591. txcmd_phys, len, 1, 0);
  592. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  593. * if any (802.11 null frames have no payload). */
  594. len = skb->len - hdr_len;
  595. if (len) {
  596. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  597. len, PCI_DMA_TODEVICE);
  598. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  599. phys_addr, len,
  600. 0, U32_PAD(len));
  601. }
  602. /* Tell device the write index *just past* this latest filled TFD */
  603. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  604. rc = iwl_txq_update_write_ptr(priv, txq);
  605. spin_unlock_irqrestore(&priv->lock, flags);
  606. if (rc)
  607. return rc;
  608. if ((iwl_queue_space(q) < q->high_mark)
  609. && priv->mac80211_registered) {
  610. if (wait_write_ptr) {
  611. spin_lock_irqsave(&priv->lock, flags);
  612. txq->need_update = 1;
  613. iwl_txq_update_write_ptr(priv, txq);
  614. spin_unlock_irqrestore(&priv->lock, flags);
  615. }
  616. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  617. }
  618. return 0;
  619. drop_unlock:
  620. spin_unlock_irqrestore(&priv->lock, flags);
  621. drop:
  622. return -1;
  623. }
  624. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  625. #include "iwl-spectrum.h"
  626. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  627. #define BEACON_TIME_MASK_HIGH 0xFF000000
  628. #define TIME_UNIT 1024
  629. /*
  630. * extended beacon time format
  631. * time in usec will be changed into a 32-bit value in 8:24 format
  632. * the high 1 byte is the beacon counts
  633. * the lower 3 bytes is the time in usec within one beacon interval
  634. */
  635. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  636. {
  637. u32 quot;
  638. u32 rem;
  639. u32 interval = beacon_interval * 1024;
  640. if (!interval || !usec)
  641. return 0;
  642. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  643. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  644. return (quot << 24) + rem;
  645. }
  646. /* base is usually what we get from ucode with each received frame,
  647. * the same as HW timer counter counting down
  648. */
  649. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  650. {
  651. u32 base_low = base & BEACON_TIME_MASK_LOW;
  652. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  653. u32 interval = beacon_interval * TIME_UNIT;
  654. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  655. (addon & BEACON_TIME_MASK_HIGH);
  656. if (base_low > addon_low)
  657. res += base_low - addon_low;
  658. else if (base_low < addon_low) {
  659. res += interval + base_low - addon_low;
  660. res += (1 << 24);
  661. } else
  662. res += (1 << 24);
  663. return cpu_to_le32(res);
  664. }
  665. static int iwl3945_get_measurement(struct iwl_priv *priv,
  666. struct ieee80211_measurement_params *params,
  667. u8 type)
  668. {
  669. struct iwl_spectrum_cmd spectrum;
  670. struct iwl_rx_packet *res;
  671. struct iwl_host_cmd cmd = {
  672. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  673. .data = (void *)&spectrum,
  674. .meta.flags = CMD_WANT_SKB,
  675. };
  676. u32 add_time = le64_to_cpu(params->start_time);
  677. int rc;
  678. int spectrum_resp_status;
  679. int duration = le16_to_cpu(params->duration);
  680. if (iwl_is_associated(priv))
  681. add_time =
  682. iwl3945_usecs_to_beacons(
  683. le64_to_cpu(params->start_time) - priv->last_tsf,
  684. le16_to_cpu(priv->rxon_timing.beacon_interval));
  685. memset(&spectrum, 0, sizeof(spectrum));
  686. spectrum.channel_count = cpu_to_le16(1);
  687. spectrum.flags =
  688. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  689. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  690. cmd.len = sizeof(spectrum);
  691. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  692. if (iwl_is_associated(priv))
  693. spectrum.start_time =
  694. iwl3945_add_beacon_time(priv->last_beacon_time,
  695. add_time,
  696. le16_to_cpu(priv->rxon_timing.beacon_interval));
  697. else
  698. spectrum.start_time = 0;
  699. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  700. spectrum.channels[0].channel = params->channel;
  701. spectrum.channels[0].type = type;
  702. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  703. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  704. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  705. rc = iwl_send_cmd_sync(priv, &cmd);
  706. if (rc)
  707. return rc;
  708. res = (struct iwl_rx_packet *)cmd.meta.u.skb->data;
  709. if (res->hdr.flags & IWL_CMD_FAILED_MSK) {
  710. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  711. rc = -EIO;
  712. }
  713. spectrum_resp_status = le16_to_cpu(res->u.spectrum.status);
  714. switch (spectrum_resp_status) {
  715. case 0: /* Command will be handled */
  716. if (res->u.spectrum.id != 0xff) {
  717. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  718. res->u.spectrum.id);
  719. priv->measurement_status &= ~MEASUREMENT_READY;
  720. }
  721. priv->measurement_status |= MEASUREMENT_ACTIVE;
  722. rc = 0;
  723. break;
  724. case 1: /* Command will not be handled */
  725. rc = -EAGAIN;
  726. break;
  727. }
  728. dev_kfree_skb_any(cmd.meta.u.skb);
  729. return rc;
  730. }
  731. #endif
  732. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  733. struct iwl_rx_mem_buffer *rxb)
  734. {
  735. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  736. struct iwl_alive_resp *palive;
  737. struct delayed_work *pwork;
  738. palive = &pkt->u.alive_frame;
  739. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  740. "0x%01X 0x%01X\n",
  741. palive->is_valid, palive->ver_type,
  742. palive->ver_subtype);
  743. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  744. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  745. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  746. sizeof(struct iwl_alive_resp));
  747. pwork = &priv->init_alive_start;
  748. } else {
  749. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  750. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  751. sizeof(struct iwl_alive_resp));
  752. pwork = &priv->alive_start;
  753. iwl3945_disable_events(priv);
  754. }
  755. /* We delay the ALIVE response by 5ms to
  756. * give the HW RF Kill time to activate... */
  757. if (palive->is_valid == UCODE_VALID_OK)
  758. queue_delayed_work(priv->workqueue, pwork,
  759. msecs_to_jiffies(5));
  760. else
  761. IWL_WARN(priv, "uCode did not respond OK.\n");
  762. }
  763. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  764. struct iwl_rx_mem_buffer *rxb)
  765. {
  766. #ifdef CONFIG_IWLWIFI_DEBUG
  767. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  768. #endif
  769. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  770. return;
  771. }
  772. static void iwl3945_bg_beacon_update(struct work_struct *work)
  773. {
  774. struct iwl_priv *priv =
  775. container_of(work, struct iwl_priv, beacon_update);
  776. struct sk_buff *beacon;
  777. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  778. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  779. if (!beacon) {
  780. IWL_ERR(priv, "update beacon failed\n");
  781. return;
  782. }
  783. mutex_lock(&priv->mutex);
  784. /* new beacon skb is allocated every time; dispose previous.*/
  785. if (priv->ibss_beacon)
  786. dev_kfree_skb(priv->ibss_beacon);
  787. priv->ibss_beacon = beacon;
  788. mutex_unlock(&priv->mutex);
  789. iwl3945_send_beacon_cmd(priv);
  790. }
  791. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  792. struct iwl_rx_mem_buffer *rxb)
  793. {
  794. #ifdef CONFIG_IWLWIFI_DEBUG
  795. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  796. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  797. u8 rate = beacon->beacon_notify_hdr.rate;
  798. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  799. "tsf %d %d rate %d\n",
  800. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  801. beacon->beacon_notify_hdr.failure_frame,
  802. le32_to_cpu(beacon->ibss_mgr_status),
  803. le32_to_cpu(beacon->high_tsf),
  804. le32_to_cpu(beacon->low_tsf), rate);
  805. #endif
  806. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  807. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  808. queue_work(priv->workqueue, &priv->beacon_update);
  809. }
  810. /* Handle notification from uCode that card's power state is changing
  811. * due to software, hardware, or critical temperature RFKILL */
  812. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  813. struct iwl_rx_mem_buffer *rxb)
  814. {
  815. struct iwl_rx_packet *pkt = (void *)rxb->skb->data;
  816. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  817. unsigned long status = priv->status;
  818. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  819. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  820. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  821. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  822. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  823. if (flags & HW_CARD_DISABLED)
  824. set_bit(STATUS_RF_KILL_HW, &priv->status);
  825. else
  826. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  827. iwl_scan_cancel(priv);
  828. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  829. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  830. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  831. test_bit(STATUS_RF_KILL_HW, &priv->status));
  832. else
  833. wake_up_interruptible(&priv->wait_command_queue);
  834. }
  835. /**
  836. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  837. *
  838. * Setup the RX handlers for each of the reply types sent from the uCode
  839. * to the host.
  840. *
  841. * This function chains into the hardware specific files for them to setup
  842. * any hardware specific handlers as well.
  843. */
  844. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  845. {
  846. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  847. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  848. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  849. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  850. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  851. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  852. iwl_rx_pm_debug_statistics_notif;
  853. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  854. /*
  855. * The same handler is used for both the REPLY to a discrete
  856. * statistics request from the host as well as for the periodic
  857. * statistics notifications (after received beacons) from the uCode.
  858. */
  859. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_hw_rx_statistics;
  860. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  861. iwl_setup_spectrum_handlers(priv);
  862. iwl_setup_rx_scan_handlers(priv);
  863. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  864. /* Set up hardware specific Rx handlers */
  865. iwl3945_hw_rx_handler_setup(priv);
  866. }
  867. /************************** RX-FUNCTIONS ****************************/
  868. /*
  869. * Rx theory of operation
  870. *
  871. * The host allocates 32 DMA target addresses and passes the host address
  872. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  873. * 0 to 31
  874. *
  875. * Rx Queue Indexes
  876. * The host/firmware share two index registers for managing the Rx buffers.
  877. *
  878. * The READ index maps to the first position that the firmware may be writing
  879. * to -- the driver can read up to (but not including) this position and get
  880. * good data.
  881. * The READ index is managed by the firmware once the card is enabled.
  882. *
  883. * The WRITE index maps to the last position the driver has read from -- the
  884. * position preceding WRITE is the last slot the firmware can place a packet.
  885. *
  886. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  887. * WRITE = READ.
  888. *
  889. * During initialization, the host sets up the READ queue position to the first
  890. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  891. *
  892. * When the firmware places a packet in a buffer, it will advance the READ index
  893. * and fire the RX interrupt. The driver can then query the READ index and
  894. * process as many packets as possible, moving the WRITE index forward as it
  895. * resets the Rx queue buffers with new memory.
  896. *
  897. * The management in the driver is as follows:
  898. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  899. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  900. * to replenish the iwl->rxq->rx_free.
  901. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  902. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  903. * 'processed' and 'read' driver indexes as well)
  904. * + A received packet is processed and handed to the kernel network stack,
  905. * detached from the iwl->rxq. The driver 'processed' index is updated.
  906. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  907. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  908. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  909. * were enough free buffers and RX_STALLED is set it is cleared.
  910. *
  911. *
  912. * Driver sequence:
  913. *
  914. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  915. * iwl3945_rx_queue_restock
  916. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  917. * queue, updates firmware pointers, and updates
  918. * the WRITE index. If insufficient rx_free buffers
  919. * are available, schedules iwl3945_rx_replenish
  920. *
  921. * -- enable interrupts --
  922. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  923. * READ INDEX, detaching the SKB from the pool.
  924. * Moves the packet buffer from queue to rx_used.
  925. * Calls iwl3945_rx_queue_restock to refill any empty
  926. * slots.
  927. * ...
  928. *
  929. */
  930. /**
  931. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  932. */
  933. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  934. dma_addr_t dma_addr)
  935. {
  936. return cpu_to_le32((u32)dma_addr);
  937. }
  938. /**
  939. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  940. *
  941. * If there are slots in the RX queue that need to be restocked,
  942. * and we have free pre-allocated buffers, fill the ranks as much
  943. * as we can, pulling from rx_free.
  944. *
  945. * This moves the 'write' index forward to catch up with 'processed', and
  946. * also updates the memory address in the firmware to reference the new
  947. * target buffer.
  948. */
  949. static int iwl3945_rx_queue_restock(struct iwl_priv *priv)
  950. {
  951. struct iwl_rx_queue *rxq = &priv->rxq;
  952. struct list_head *element;
  953. struct iwl_rx_mem_buffer *rxb;
  954. unsigned long flags;
  955. int write, rc;
  956. spin_lock_irqsave(&rxq->lock, flags);
  957. write = rxq->write & ~0x7;
  958. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  959. /* Get next free Rx buffer, remove from free list */
  960. element = rxq->rx_free.next;
  961. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  962. list_del(element);
  963. /* Point to Rx buffer via next RBD in circular buffer */
  964. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->real_dma_addr);
  965. rxq->queue[rxq->write] = rxb;
  966. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  967. rxq->free_count--;
  968. }
  969. spin_unlock_irqrestore(&rxq->lock, flags);
  970. /* If the pre-allocated buffer pool is dropping low, schedule to
  971. * refill it */
  972. if (rxq->free_count <= RX_LOW_WATERMARK)
  973. queue_work(priv->workqueue, &priv->rx_replenish);
  974. /* If we've added more space for the firmware to place data, tell it.
  975. * Increment device's write pointer in multiples of 8. */
  976. if ((rxq->write_actual != (rxq->write & ~0x7))
  977. || (abs(rxq->write - rxq->read) > 7)) {
  978. spin_lock_irqsave(&rxq->lock, flags);
  979. rxq->need_update = 1;
  980. spin_unlock_irqrestore(&rxq->lock, flags);
  981. rc = iwl_rx_queue_update_write_ptr(priv, rxq);
  982. if (rc)
  983. return rc;
  984. }
  985. return 0;
  986. }
  987. /**
  988. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  989. *
  990. * When moving to rx_free an SKB is allocated for the slot.
  991. *
  992. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  993. * This is called as a scheduled work item (except for during initialization)
  994. */
  995. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  996. {
  997. struct iwl_rx_queue *rxq = &priv->rxq;
  998. struct list_head *element;
  999. struct iwl_rx_mem_buffer *rxb;
  1000. unsigned long flags;
  1001. while (1) {
  1002. spin_lock_irqsave(&rxq->lock, flags);
  1003. if (list_empty(&rxq->rx_used)) {
  1004. spin_unlock_irqrestore(&rxq->lock, flags);
  1005. return;
  1006. }
  1007. element = rxq->rx_used.next;
  1008. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  1009. list_del(element);
  1010. spin_unlock_irqrestore(&rxq->lock, flags);
  1011. /* Alloc a new receive buffer */
  1012. rxb->skb =
  1013. alloc_skb(priv->hw_params.rx_buf_size,
  1014. priority);
  1015. if (!rxb->skb) {
  1016. if (net_ratelimit())
  1017. IWL_CRIT(priv, ": Can not allocate SKB buffers\n");
  1018. /* We don't reschedule replenish work here -- we will
  1019. * call the restock method and if it still needs
  1020. * more buffers it will schedule replenish */
  1021. break;
  1022. }
  1023. /* If radiotap head is required, reserve some headroom here.
  1024. * The physical head count is a variable rx_stats->phy_count.
  1025. * We reserve 4 bytes here. Plus these extra bytes, the
  1026. * headroom of the physical head should be enough for the
  1027. * radiotap head that iwl3945 supported. See iwl3945_rt.
  1028. */
  1029. skb_reserve(rxb->skb, 4);
  1030. /* Get physical address of RB/SKB */
  1031. rxb->real_dma_addr = pci_map_single(priv->pci_dev,
  1032. rxb->skb->data,
  1033. priv->hw_params.rx_buf_size,
  1034. PCI_DMA_FROMDEVICE);
  1035. spin_lock_irqsave(&rxq->lock, flags);
  1036. list_add_tail(&rxb->list, &rxq->rx_free);
  1037. priv->alloc_rxb_skb++;
  1038. rxq->free_count++;
  1039. spin_unlock_irqrestore(&rxq->lock, flags);
  1040. }
  1041. }
  1042. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1043. {
  1044. unsigned long flags;
  1045. int i;
  1046. spin_lock_irqsave(&rxq->lock, flags);
  1047. INIT_LIST_HEAD(&rxq->rx_free);
  1048. INIT_LIST_HEAD(&rxq->rx_used);
  1049. /* Fill the rx_used queue with _all_ of the Rx buffers */
  1050. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  1051. /* In the reset function, these buffers may have been allocated
  1052. * to an SKB, so we need to unmap and free potential storage */
  1053. if (rxq->pool[i].skb != NULL) {
  1054. pci_unmap_single(priv->pci_dev,
  1055. rxq->pool[i].real_dma_addr,
  1056. priv->hw_params.rx_buf_size,
  1057. PCI_DMA_FROMDEVICE);
  1058. priv->alloc_rxb_skb--;
  1059. dev_kfree_skb(rxq->pool[i].skb);
  1060. rxq->pool[i].skb = NULL;
  1061. }
  1062. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  1063. }
  1064. /* Set us so that we have processed and used all buffers, but have
  1065. * not restocked the Rx queue with fresh buffers */
  1066. rxq->read = rxq->write = 0;
  1067. rxq->free_count = 0;
  1068. rxq->write_actual = 0;
  1069. spin_unlock_irqrestore(&rxq->lock, flags);
  1070. }
  1071. void iwl3945_rx_replenish(void *data)
  1072. {
  1073. struct iwl_priv *priv = data;
  1074. unsigned long flags;
  1075. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1076. spin_lock_irqsave(&priv->lock, flags);
  1077. iwl3945_rx_queue_restock(priv);
  1078. spin_unlock_irqrestore(&priv->lock, flags);
  1079. }
  1080. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1081. {
  1082. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1083. iwl3945_rx_queue_restock(priv);
  1084. }
  1085. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1086. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1087. * This free routine walks the list of POOL entries and if SKB is set to
  1088. * non NULL it is unmapped and freed
  1089. */
  1090. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1091. {
  1092. int i;
  1093. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1094. if (rxq->pool[i].skb != NULL) {
  1095. pci_unmap_single(priv->pci_dev,
  1096. rxq->pool[i].real_dma_addr,
  1097. priv->hw_params.rx_buf_size,
  1098. PCI_DMA_FROMDEVICE);
  1099. dev_kfree_skb(rxq->pool[i].skb);
  1100. }
  1101. }
  1102. pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1103. rxq->dma_addr);
  1104. pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
  1105. rxq->rb_stts, rxq->rb_stts_dma);
  1106. rxq->bd = NULL;
  1107. rxq->rb_stts = NULL;
  1108. }
  1109. /* Convert linear signal-to-noise ratio into dB */
  1110. static u8 ratio2dB[100] = {
  1111. /* 0 1 2 3 4 5 6 7 8 9 */
  1112. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1113. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1114. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1115. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1116. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1117. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1118. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1119. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1120. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1121. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1122. };
  1123. /* Calculates a relative dB value from a ratio of linear
  1124. * (i.e. not dB) signal levels.
  1125. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1126. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1127. {
  1128. /* 1000:1 or higher just report as 60 dB */
  1129. if (sig_ratio >= 1000)
  1130. return 60;
  1131. /* 100:1 or higher, divide by 10 and use table,
  1132. * add 20 dB to make up for divide by 10 */
  1133. if (sig_ratio >= 100)
  1134. return 20 + (int)ratio2dB[sig_ratio/10];
  1135. /* We shouldn't see this */
  1136. if (sig_ratio < 1)
  1137. return 0;
  1138. /* Use table for ratios 1:1 - 99:1 */
  1139. return (int)ratio2dB[sig_ratio];
  1140. }
  1141. #define PERFECT_RSSI (-20) /* dBm */
  1142. #define WORST_RSSI (-95) /* dBm */
  1143. #define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
  1144. /* Calculate an indication of rx signal quality (a percentage, not dBm!).
  1145. * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
  1146. * about formulas used below. */
  1147. int iwl3945_calc_sig_qual(int rssi_dbm, int noise_dbm)
  1148. {
  1149. int sig_qual;
  1150. int degradation = PERFECT_RSSI - rssi_dbm;
  1151. /* If we get a noise measurement, use signal-to-noise ratio (SNR)
  1152. * as indicator; formula is (signal dbm - noise dbm).
  1153. * SNR at or above 40 is a great signal (100%).
  1154. * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
  1155. * Weakest usable signal is usually 10 - 15 dB SNR. */
  1156. if (noise_dbm) {
  1157. if (rssi_dbm - noise_dbm >= 40)
  1158. return 100;
  1159. else if (rssi_dbm < noise_dbm)
  1160. return 0;
  1161. sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
  1162. /* Else use just the signal level.
  1163. * This formula is a least squares fit of data points collected and
  1164. * compared with a reference system that had a percentage (%) display
  1165. * for signal quality. */
  1166. } else
  1167. sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
  1168. (15 * RSSI_RANGE + 62 * degradation)) /
  1169. (RSSI_RANGE * RSSI_RANGE);
  1170. if (sig_qual > 100)
  1171. sig_qual = 100;
  1172. else if (sig_qual < 1)
  1173. sig_qual = 0;
  1174. return sig_qual;
  1175. }
  1176. /**
  1177. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1178. *
  1179. * Uses the priv->rx_handlers callback function array to invoke
  1180. * the appropriate handlers, including command responses,
  1181. * frame-received notifications, and other notifications.
  1182. */
  1183. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1184. {
  1185. struct iwl_rx_mem_buffer *rxb;
  1186. struct iwl_rx_packet *pkt;
  1187. struct iwl_rx_queue *rxq = &priv->rxq;
  1188. u32 r, i;
  1189. int reclaim;
  1190. unsigned long flags;
  1191. u8 fill_rx = 0;
  1192. u32 count = 8;
  1193. int total_empty = 0;
  1194. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1195. * buffer that the driver may process (last buffer filled by ucode). */
  1196. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1197. i = rxq->read;
  1198. /* calculate total frames need to be restock after handling RX */
  1199. total_empty = r - priv->rxq.write_actual;
  1200. if (total_empty < 0)
  1201. total_empty += RX_QUEUE_SIZE;
  1202. if (total_empty > (RX_QUEUE_SIZE / 2))
  1203. fill_rx = 1;
  1204. /* Rx interrupt, but nothing sent from uCode */
  1205. if (i == r)
  1206. IWL_DEBUG(priv, IWL_DL_RX | IWL_DL_ISR, "r = %d, i = %d\n", r, i);
  1207. while (i != r) {
  1208. rxb = rxq->queue[i];
  1209. /* If an RXB doesn't have a Rx queue slot associated with it,
  1210. * then a bug has been introduced in the queue refilling
  1211. * routines -- catch it here */
  1212. BUG_ON(rxb == NULL);
  1213. rxq->queue[i] = NULL;
  1214. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  1215. priv->hw_params.rx_buf_size,
  1216. PCI_DMA_FROMDEVICE);
  1217. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  1218. /* Reclaim a command buffer only if this packet is a response
  1219. * to a (driver-originated) command.
  1220. * If the packet (e.g. Rx frame) originated from uCode,
  1221. * there is no command buffer to reclaim.
  1222. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1223. * but apparently a few don't get set; catch them here. */
  1224. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1225. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1226. (pkt->hdr.cmd != REPLY_TX);
  1227. /* Based on type of command response or notification,
  1228. * handle those that need handling via function in
  1229. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1230. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1231. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1232. "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1233. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1234. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1235. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1236. } else {
  1237. /* No handling needed */
  1238. IWL_DEBUG(priv, IWL_DL_HCMD | IWL_DL_RX | IWL_DL_ISR,
  1239. "r %d i %d No handler needed for %s, 0x%02x\n",
  1240. r, i, get_cmd_string(pkt->hdr.cmd),
  1241. pkt->hdr.cmd);
  1242. }
  1243. if (reclaim) {
  1244. /* Invoke any callbacks, transfer the skb to caller, and
  1245. * fire off the (possibly) blocking iwl_send_cmd()
  1246. * as we reclaim the driver command queue */
  1247. if (rxb && rxb->skb)
  1248. iwl_tx_cmd_complete(priv, rxb);
  1249. else
  1250. IWL_WARN(priv, "Claim null rxb?\n");
  1251. }
  1252. /* For now we just don't re-use anything. We can tweak this
  1253. * later to try and re-use notification packets and SKBs that
  1254. * fail to Rx correctly */
  1255. if (rxb->skb != NULL) {
  1256. priv->alloc_rxb_skb--;
  1257. dev_kfree_skb_any(rxb->skb);
  1258. rxb->skb = NULL;
  1259. }
  1260. spin_lock_irqsave(&rxq->lock, flags);
  1261. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  1262. spin_unlock_irqrestore(&rxq->lock, flags);
  1263. i = (i + 1) & RX_QUEUE_MASK;
  1264. /* If there are a lot of unused frames,
  1265. * restock the Rx queue so ucode won't assert. */
  1266. if (fill_rx) {
  1267. count++;
  1268. if (count >= 8) {
  1269. priv->rxq.read = i;
  1270. iwl3945_rx_replenish_now(priv);
  1271. count = 0;
  1272. }
  1273. }
  1274. }
  1275. /* Backtrack one entry */
  1276. priv->rxq.read = i;
  1277. if (fill_rx)
  1278. iwl3945_rx_replenish_now(priv);
  1279. else
  1280. iwl3945_rx_queue_restock(priv);
  1281. }
  1282. /* call this function to flush any scheduled tasklet */
  1283. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1284. {
  1285. /* wait to make sure we flush pending tasklet*/
  1286. synchronize_irq(priv->pci_dev->irq);
  1287. tasklet_kill(&priv->irq_tasklet);
  1288. }
  1289. static const char *desc_lookup(int i)
  1290. {
  1291. switch (i) {
  1292. case 1:
  1293. return "FAIL";
  1294. case 2:
  1295. return "BAD_PARAM";
  1296. case 3:
  1297. return "BAD_CHECKSUM";
  1298. case 4:
  1299. return "NMI_INTERRUPT";
  1300. case 5:
  1301. return "SYSASSERT";
  1302. case 6:
  1303. return "FATAL_ERROR";
  1304. }
  1305. return "UNKNOWN";
  1306. }
  1307. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1308. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1309. static void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1310. {
  1311. u32 i;
  1312. u32 desc, time, count, base, data1;
  1313. u32 blink1, blink2, ilink1, ilink2;
  1314. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1315. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1316. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1317. return;
  1318. }
  1319. count = iwl_read_targ_mem(priv, base);
  1320. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1321. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1322. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1323. priv->status, count);
  1324. }
  1325. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1326. "ilink1 nmiPC Line\n");
  1327. for (i = ERROR_START_OFFSET;
  1328. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1329. i += ERROR_ELEM_SIZE) {
  1330. desc = iwl_read_targ_mem(priv, base + i);
  1331. time =
  1332. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1333. blink1 =
  1334. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1335. blink2 =
  1336. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1337. ilink1 =
  1338. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1339. ilink2 =
  1340. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1341. data1 =
  1342. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1343. IWL_ERR(priv,
  1344. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1345. desc_lookup(desc), desc, time, blink1, blink2,
  1346. ilink1, ilink2, data1);
  1347. }
  1348. }
  1349. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1350. /**
  1351. * iwl3945_print_event_log - Dump error event log to syslog
  1352. *
  1353. */
  1354. static void iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1355. u32 num_events, u32 mode)
  1356. {
  1357. u32 i;
  1358. u32 base; /* SRAM byte address of event log header */
  1359. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1360. u32 ptr; /* SRAM byte address of log data */
  1361. u32 ev, time, data; /* event log data */
  1362. if (num_events == 0)
  1363. return;
  1364. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1365. if (mode == 0)
  1366. event_size = 2 * sizeof(u32);
  1367. else
  1368. event_size = 3 * sizeof(u32);
  1369. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1370. /* "time" is actually "data" for mode 0 (no timestamp).
  1371. * place event id # at far right for easier visual parsing. */
  1372. for (i = 0; i < num_events; i++) {
  1373. ev = iwl_read_targ_mem(priv, ptr);
  1374. ptr += sizeof(u32);
  1375. time = iwl_read_targ_mem(priv, ptr);
  1376. ptr += sizeof(u32);
  1377. if (mode == 0) {
  1378. /* data, ev */
  1379. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1380. } else {
  1381. data = iwl_read_targ_mem(priv, ptr);
  1382. ptr += sizeof(u32);
  1383. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n", time, data, ev);
  1384. }
  1385. }
  1386. }
  1387. static void iwl3945_dump_nic_event_log(struct iwl_priv *priv)
  1388. {
  1389. u32 base; /* SRAM byte address of event log header */
  1390. u32 capacity; /* event log capacity in # entries */
  1391. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1392. u32 num_wraps; /* # times uCode wrapped to top of log */
  1393. u32 next_entry; /* index of next entry to be written by uCode */
  1394. u32 size; /* # entries that we'll print */
  1395. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1396. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1397. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1398. return;
  1399. }
  1400. /* event log header */
  1401. capacity = iwl_read_targ_mem(priv, base);
  1402. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1403. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1404. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1405. size = num_wraps ? capacity : next_entry;
  1406. /* bail out if nothing in log */
  1407. if (size == 0) {
  1408. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1409. return;
  1410. }
  1411. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1412. size, num_wraps);
  1413. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1414. * i.e the next one that uCode would fill. */
  1415. if (num_wraps)
  1416. iwl3945_print_event_log(priv, next_entry,
  1417. capacity - next_entry, mode);
  1418. /* (then/else) start at top of log */
  1419. iwl3945_print_event_log(priv, 0, next_entry, mode);
  1420. }
  1421. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1422. {
  1423. u32 inta, handled = 0;
  1424. u32 inta_fh;
  1425. unsigned long flags;
  1426. #ifdef CONFIG_IWLWIFI_DEBUG
  1427. u32 inta_mask;
  1428. #endif
  1429. spin_lock_irqsave(&priv->lock, flags);
  1430. /* Ack/clear/reset pending uCode interrupts.
  1431. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1432. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1433. inta = iwl_read32(priv, CSR_INT);
  1434. iwl_write32(priv, CSR_INT, inta);
  1435. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1436. * Any new interrupts that happen after this, either while we're
  1437. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1438. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1439. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1440. #ifdef CONFIG_IWLWIFI_DEBUG
  1441. if (priv->debug_level & IWL_DL_ISR) {
  1442. /* just for debug */
  1443. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1444. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1445. inta, inta_mask, inta_fh);
  1446. }
  1447. #endif
  1448. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1449. * atomic, make sure that inta covers all the interrupts that
  1450. * we've discovered, even if FH interrupt came in just after
  1451. * reading CSR_INT. */
  1452. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1453. inta |= CSR_INT_BIT_FH_RX;
  1454. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1455. inta |= CSR_INT_BIT_FH_TX;
  1456. /* Now service all interrupt bits discovered above. */
  1457. if (inta & CSR_INT_BIT_HW_ERR) {
  1458. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  1459. /* Tell the device to stop sending interrupts */
  1460. iwl_disable_interrupts(priv);
  1461. priv->isr_stats.hw++;
  1462. iwl_irq_handle_error(priv);
  1463. handled |= CSR_INT_BIT_HW_ERR;
  1464. spin_unlock_irqrestore(&priv->lock, flags);
  1465. return;
  1466. }
  1467. #ifdef CONFIG_IWLWIFI_DEBUG
  1468. if (priv->debug_level & (IWL_DL_ISR)) {
  1469. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1470. if (inta & CSR_INT_BIT_SCD) {
  1471. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1472. "the frame/frames.\n");
  1473. priv->isr_stats.sch++;
  1474. }
  1475. /* Alive notification via Rx interrupt will do the real work */
  1476. if (inta & CSR_INT_BIT_ALIVE) {
  1477. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1478. priv->isr_stats.alive++;
  1479. }
  1480. }
  1481. #endif
  1482. /* Safely ignore these bits for debug checks below */
  1483. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1484. /* Error detected by uCode */
  1485. if (inta & CSR_INT_BIT_SW_ERR) {
  1486. IWL_ERR(priv, "Microcode SW error detected. "
  1487. "Restarting 0x%X.\n", inta);
  1488. priv->isr_stats.sw++;
  1489. priv->isr_stats.sw_err = inta;
  1490. iwl_irq_handle_error(priv);
  1491. handled |= CSR_INT_BIT_SW_ERR;
  1492. }
  1493. /* uCode wakes up after power-down sleep */
  1494. if (inta & CSR_INT_BIT_WAKEUP) {
  1495. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1496. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1497. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1498. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1499. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1500. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1501. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1502. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1503. priv->isr_stats.wakeup++;
  1504. handled |= CSR_INT_BIT_WAKEUP;
  1505. }
  1506. /* All uCode command responses, including Tx command responses,
  1507. * Rx "responses" (frame-received notification), and other
  1508. * notifications from uCode come through here*/
  1509. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1510. iwl3945_rx_handle(priv);
  1511. priv->isr_stats.rx++;
  1512. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1513. }
  1514. if (inta & CSR_INT_BIT_FH_TX) {
  1515. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1516. priv->isr_stats.tx++;
  1517. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1518. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1519. (FH39_SRVC_CHNL), 0x0);
  1520. handled |= CSR_INT_BIT_FH_TX;
  1521. }
  1522. if (inta & ~handled) {
  1523. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1524. priv->isr_stats.unhandled++;
  1525. }
  1526. if (inta & ~priv->inta_mask) {
  1527. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1528. inta & ~priv->inta_mask);
  1529. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1530. }
  1531. /* Re-enable all interrupts */
  1532. /* only Re-enable if disabled by irq */
  1533. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1534. iwl_enable_interrupts(priv);
  1535. #ifdef CONFIG_IWLWIFI_DEBUG
  1536. if (priv->debug_level & (IWL_DL_ISR)) {
  1537. inta = iwl_read32(priv, CSR_INT);
  1538. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1539. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1540. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1541. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1542. }
  1543. #endif
  1544. spin_unlock_irqrestore(&priv->lock, flags);
  1545. }
  1546. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1547. enum ieee80211_band band,
  1548. u8 is_active, u8 n_probes,
  1549. struct iwl3945_scan_channel *scan_ch)
  1550. {
  1551. const struct ieee80211_channel *channels = NULL;
  1552. const struct ieee80211_supported_band *sband;
  1553. const struct iwl_channel_info *ch_info;
  1554. u16 passive_dwell = 0;
  1555. u16 active_dwell = 0;
  1556. int added, i;
  1557. sband = iwl_get_hw_mode(priv, band);
  1558. if (!sband)
  1559. return 0;
  1560. channels = sband->channels;
  1561. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1562. passive_dwell = iwl_get_passive_dwell_time(priv, band);
  1563. if (passive_dwell <= active_dwell)
  1564. passive_dwell = active_dwell + 1;
  1565. for (i = 0, added = 0; i < sband->n_channels; i++) {
  1566. if (channels[i].flags & IEEE80211_CHAN_DISABLED)
  1567. continue;
  1568. scan_ch->channel = channels[i].hw_value;
  1569. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1570. if (!is_channel_valid(ch_info)) {
  1571. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1572. scan_ch->channel);
  1573. continue;
  1574. }
  1575. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1576. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1577. /* If passive , set up for auto-switch
  1578. * and use long active_dwell time.
  1579. */
  1580. if (!is_active || is_channel_passive(ch_info) ||
  1581. (channels[i].flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1582. scan_ch->type = 0; /* passive */
  1583. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1584. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1585. } else {
  1586. scan_ch->type = 1; /* active */
  1587. }
  1588. /* Set direct probe bits. These may be used both for active
  1589. * scan channels (probes gets sent right away),
  1590. * or for passive channels (probes get se sent only after
  1591. * hearing clear Rx packet).*/
  1592. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1593. if (n_probes)
  1594. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1595. } else {
  1596. /* uCode v1 does not allow setting direct probe bits on
  1597. * passive channel. */
  1598. if ((scan_ch->type & 1) && n_probes)
  1599. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1600. }
  1601. /* Set txpower levels to defaults */
  1602. scan_ch->tpc.dsp_atten = 110;
  1603. /* scan_pwr_info->tpc.dsp_atten; */
  1604. /*scan_pwr_info->tpc.tx_gain; */
  1605. if (band == IEEE80211_BAND_5GHZ)
  1606. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1607. else {
  1608. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1609. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1610. * power level:
  1611. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1612. */
  1613. }
  1614. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1615. scan_ch->channel,
  1616. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1617. (scan_ch->type & 1) ?
  1618. active_dwell : passive_dwell);
  1619. scan_ch++;
  1620. added++;
  1621. }
  1622. IWL_DEBUG_SCAN(priv, "total channels to scan %d \n", added);
  1623. return added;
  1624. }
  1625. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1626. struct ieee80211_rate *rates)
  1627. {
  1628. int i;
  1629. for (i = 0; i < IWL_RATE_COUNT; i++) {
  1630. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1631. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1632. rates[i].hw_value_short = i;
  1633. rates[i].flags = 0;
  1634. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1635. /*
  1636. * If CCK != 1M then set short preamble rate flag.
  1637. */
  1638. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1639. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1640. }
  1641. }
  1642. }
  1643. /******************************************************************************
  1644. *
  1645. * uCode download functions
  1646. *
  1647. ******************************************************************************/
  1648. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1649. {
  1650. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1651. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1652. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1653. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1654. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1655. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1656. }
  1657. /**
  1658. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1659. * looking at all data.
  1660. */
  1661. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1662. {
  1663. u32 val;
  1664. u32 save_len = len;
  1665. int rc = 0;
  1666. u32 errcnt;
  1667. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1668. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1669. IWL39_RTC_INST_LOWER_BOUND);
  1670. errcnt = 0;
  1671. for (; len > 0; len -= sizeof(u32), image++) {
  1672. /* read data comes through single port, auto-incr addr */
  1673. /* NOTE: Use the debugless read so we don't flood kernel log
  1674. * if IWL_DL_IO is set */
  1675. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1676. if (val != le32_to_cpu(*image)) {
  1677. IWL_ERR(priv, "uCode INST section is invalid at "
  1678. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1679. save_len - len, val, le32_to_cpu(*image));
  1680. rc = -EIO;
  1681. errcnt++;
  1682. if (errcnt >= 20)
  1683. break;
  1684. }
  1685. }
  1686. if (!errcnt)
  1687. IWL_DEBUG_INFO(priv,
  1688. "ucode image in INSTRUCTION memory is good\n");
  1689. return rc;
  1690. }
  1691. /**
  1692. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1693. * using sample data 100 bytes apart. If these sample points are good,
  1694. * it's a pretty good bet that everything between them is good, too.
  1695. */
  1696. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1697. {
  1698. u32 val;
  1699. int rc = 0;
  1700. u32 errcnt = 0;
  1701. u32 i;
  1702. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1703. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1704. /* read data comes through single port, auto-incr addr */
  1705. /* NOTE: Use the debugless read so we don't flood kernel log
  1706. * if IWL_DL_IO is set */
  1707. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1708. i + IWL39_RTC_INST_LOWER_BOUND);
  1709. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1710. if (val != le32_to_cpu(*image)) {
  1711. #if 0 /* Enable this if you want to see details */
  1712. IWL_ERR(priv, "uCode INST section is invalid at "
  1713. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1714. i, val, *image);
  1715. #endif
  1716. rc = -EIO;
  1717. errcnt++;
  1718. if (errcnt >= 3)
  1719. break;
  1720. }
  1721. }
  1722. return rc;
  1723. }
  1724. /**
  1725. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1726. * and verify its contents
  1727. */
  1728. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1729. {
  1730. __le32 *image;
  1731. u32 len;
  1732. int rc = 0;
  1733. /* Try bootstrap */
  1734. image = (__le32 *)priv->ucode_boot.v_addr;
  1735. len = priv->ucode_boot.len;
  1736. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1737. if (rc == 0) {
  1738. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1739. return 0;
  1740. }
  1741. /* Try initialize */
  1742. image = (__le32 *)priv->ucode_init.v_addr;
  1743. len = priv->ucode_init.len;
  1744. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1745. if (rc == 0) {
  1746. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1747. return 0;
  1748. }
  1749. /* Try runtime/protocol */
  1750. image = (__le32 *)priv->ucode_code.v_addr;
  1751. len = priv->ucode_code.len;
  1752. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1753. if (rc == 0) {
  1754. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1755. return 0;
  1756. }
  1757. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1758. /* Since nothing seems to match, show first several data entries in
  1759. * instruction SRAM, so maybe visual inspection will give a clue.
  1760. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1761. image = (__le32 *)priv->ucode_boot.v_addr;
  1762. len = priv->ucode_boot.len;
  1763. rc = iwl3945_verify_inst_full(priv, image, len);
  1764. return rc;
  1765. }
  1766. static void iwl3945_nic_start(struct iwl_priv *priv)
  1767. {
  1768. /* Remove all resets to allow NIC to operate */
  1769. iwl_write32(priv, CSR_RESET, 0);
  1770. }
  1771. /**
  1772. * iwl3945_read_ucode - Read uCode images from disk file.
  1773. *
  1774. * Copy into buffers for card to fetch via bus-mastering
  1775. */
  1776. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1777. {
  1778. struct iwl_ucode *ucode;
  1779. int ret = -EINVAL, index;
  1780. const struct firmware *ucode_raw;
  1781. /* firmware file name contains uCode/driver compatibility version */
  1782. const char *name_pre = priv->cfg->fw_name_pre;
  1783. const unsigned int api_max = priv->cfg->ucode_api_max;
  1784. const unsigned int api_min = priv->cfg->ucode_api_min;
  1785. char buf[25];
  1786. u8 *src;
  1787. size_t len;
  1788. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1789. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1790. * request_firmware() is synchronous, file is in memory on return. */
  1791. for (index = api_max; index >= api_min; index--) {
  1792. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1793. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1794. if (ret < 0) {
  1795. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1796. buf, ret);
  1797. if (ret == -ENOENT)
  1798. continue;
  1799. else
  1800. goto error;
  1801. } else {
  1802. if (index < api_max)
  1803. IWL_ERR(priv, "Loaded firmware %s, "
  1804. "which is deprecated. "
  1805. " Please use API v%u instead.\n",
  1806. buf, api_max);
  1807. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1808. "(%zd bytes) from disk\n",
  1809. buf, ucode_raw->size);
  1810. break;
  1811. }
  1812. }
  1813. if (ret < 0)
  1814. goto error;
  1815. /* Make sure that we got at least our header! */
  1816. if (ucode_raw->size < sizeof(*ucode)) {
  1817. IWL_ERR(priv, "File size way too small!\n");
  1818. ret = -EINVAL;
  1819. goto err_release;
  1820. }
  1821. /* Data from ucode file: header followed by uCode images */
  1822. ucode = (void *)ucode_raw->data;
  1823. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1824. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1825. inst_size = le32_to_cpu(ucode->inst_size);
  1826. data_size = le32_to_cpu(ucode->data_size);
  1827. init_size = le32_to_cpu(ucode->init_size);
  1828. init_data_size = le32_to_cpu(ucode->init_data_size);
  1829. boot_size = le32_to_cpu(ucode->boot_size);
  1830. /* api_ver should match the api version forming part of the
  1831. * firmware filename ... but we don't check for that and only rely
  1832. * on the API version read from firmware header from here on forward */
  1833. if (api_ver < api_min || api_ver > api_max) {
  1834. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1835. "Driver supports v%u, firmware is v%u.\n",
  1836. api_max, api_ver);
  1837. priv->ucode_ver = 0;
  1838. ret = -EINVAL;
  1839. goto err_release;
  1840. }
  1841. if (api_ver != api_max)
  1842. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1843. "got %u. New firmware can be obtained "
  1844. "from http://www.intellinuxwireless.org.\n",
  1845. api_max, api_ver);
  1846. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1847. IWL_UCODE_MAJOR(priv->ucode_ver),
  1848. IWL_UCODE_MINOR(priv->ucode_ver),
  1849. IWL_UCODE_API(priv->ucode_ver),
  1850. IWL_UCODE_SERIAL(priv->ucode_ver));
  1851. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1852. priv->ucode_ver);
  1853. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1854. inst_size);
  1855. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1856. data_size);
  1857. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1858. init_size);
  1859. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1860. init_data_size);
  1861. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1862. boot_size);
  1863. /* Verify size of file vs. image size info in file's header */
  1864. if (ucode_raw->size < sizeof(*ucode) +
  1865. inst_size + data_size + init_size +
  1866. init_data_size + boot_size) {
  1867. IWL_DEBUG_INFO(priv, "uCode file size %zd too small\n",
  1868. ucode_raw->size);
  1869. ret = -EINVAL;
  1870. goto err_release;
  1871. }
  1872. /* Verify that uCode images will fit in card's SRAM */
  1873. if (inst_size > IWL39_MAX_INST_SIZE) {
  1874. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1875. inst_size);
  1876. ret = -EINVAL;
  1877. goto err_release;
  1878. }
  1879. if (data_size > IWL39_MAX_DATA_SIZE) {
  1880. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1881. data_size);
  1882. ret = -EINVAL;
  1883. goto err_release;
  1884. }
  1885. if (init_size > IWL39_MAX_INST_SIZE) {
  1886. IWL_DEBUG_INFO(priv,
  1887. "uCode init instr len %d too large to fit in\n",
  1888. init_size);
  1889. ret = -EINVAL;
  1890. goto err_release;
  1891. }
  1892. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1893. IWL_DEBUG_INFO(priv,
  1894. "uCode init data len %d too large to fit in\n",
  1895. init_data_size);
  1896. ret = -EINVAL;
  1897. goto err_release;
  1898. }
  1899. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1900. IWL_DEBUG_INFO(priv,
  1901. "uCode boot instr len %d too large to fit in\n",
  1902. boot_size);
  1903. ret = -EINVAL;
  1904. goto err_release;
  1905. }
  1906. /* Allocate ucode buffers for card's bus-master loading ... */
  1907. /* Runtime instructions and 2 copies of data:
  1908. * 1) unmodified from disk
  1909. * 2) backup cache for save/restore during power-downs */
  1910. priv->ucode_code.len = inst_size;
  1911. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1912. priv->ucode_data.len = data_size;
  1913. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1914. priv->ucode_data_backup.len = data_size;
  1915. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1916. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1917. !priv->ucode_data_backup.v_addr)
  1918. goto err_pci_alloc;
  1919. /* Initialization instructions and data */
  1920. if (init_size && init_data_size) {
  1921. priv->ucode_init.len = init_size;
  1922. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1923. priv->ucode_init_data.len = init_data_size;
  1924. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1925. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1926. goto err_pci_alloc;
  1927. }
  1928. /* Bootstrap (instructions only, no data) */
  1929. if (boot_size) {
  1930. priv->ucode_boot.len = boot_size;
  1931. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1932. if (!priv->ucode_boot.v_addr)
  1933. goto err_pci_alloc;
  1934. }
  1935. /* Copy images into buffers for card's bus-master reads ... */
  1936. /* Runtime instructions (first block of data in file) */
  1937. src = &ucode->data[0];
  1938. len = priv->ucode_code.len;
  1939. IWL_DEBUG_INFO(priv,
  1940. "Copying (but not loading) uCode instr len %zd\n", len);
  1941. memcpy(priv->ucode_code.v_addr, src, len);
  1942. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1943. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1944. /* Runtime data (2nd block)
  1945. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1946. src = &ucode->data[inst_size];
  1947. len = priv->ucode_data.len;
  1948. IWL_DEBUG_INFO(priv,
  1949. "Copying (but not loading) uCode data len %zd\n", len);
  1950. memcpy(priv->ucode_data.v_addr, src, len);
  1951. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1952. /* Initialization instructions (3rd block) */
  1953. if (init_size) {
  1954. src = &ucode->data[inst_size + data_size];
  1955. len = priv->ucode_init.len;
  1956. IWL_DEBUG_INFO(priv,
  1957. "Copying (but not loading) init instr len %zd\n", len);
  1958. memcpy(priv->ucode_init.v_addr, src, len);
  1959. }
  1960. /* Initialization data (4th block) */
  1961. if (init_data_size) {
  1962. src = &ucode->data[inst_size + data_size + init_size];
  1963. len = priv->ucode_init_data.len;
  1964. IWL_DEBUG_INFO(priv,
  1965. "Copying (but not loading) init data len %zd\n", len);
  1966. memcpy(priv->ucode_init_data.v_addr, src, len);
  1967. }
  1968. /* Bootstrap instructions (5th block) */
  1969. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1970. len = priv->ucode_boot.len;
  1971. IWL_DEBUG_INFO(priv,
  1972. "Copying (but not loading) boot instr len %zd\n", len);
  1973. memcpy(priv->ucode_boot.v_addr, src, len);
  1974. /* We have our copies now, allow OS release its copies */
  1975. release_firmware(ucode_raw);
  1976. return 0;
  1977. err_pci_alloc:
  1978. IWL_ERR(priv, "failed to allocate pci memory\n");
  1979. ret = -ENOMEM;
  1980. iwl3945_dealloc_ucode_pci(priv);
  1981. err_release:
  1982. release_firmware(ucode_raw);
  1983. error:
  1984. return ret;
  1985. }
  1986. /**
  1987. * iwl3945_set_ucode_ptrs - Set uCode address location
  1988. *
  1989. * Tell initialization uCode where to find runtime uCode.
  1990. *
  1991. * BSM registers initially contain pointers to initialization uCode.
  1992. * We need to replace them to load runtime uCode inst and data,
  1993. * and to save runtime data when powering down.
  1994. */
  1995. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  1996. {
  1997. dma_addr_t pinst;
  1998. dma_addr_t pdata;
  1999. /* bits 31:0 for 3945 */
  2000. pinst = priv->ucode_code.p_addr;
  2001. pdata = priv->ucode_data_backup.p_addr;
  2002. /* Tell bootstrap uCode where to find image to load */
  2003. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2004. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2005. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2006. priv->ucode_data.len);
  2007. /* Inst byte count must be last to set up, bit 31 signals uCode
  2008. * that all new ptr/size info is in place */
  2009. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2010. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2011. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2012. return 0;
  2013. }
  2014. /**
  2015. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2016. *
  2017. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2018. *
  2019. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2020. */
  2021. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2022. {
  2023. /* Check alive response for "valid" sign from uCode */
  2024. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2025. /* We had an error bringing up the hardware, so take it
  2026. * all the way back down so we can try again */
  2027. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2028. goto restart;
  2029. }
  2030. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2031. * This is a paranoid check, because we would not have gotten the
  2032. * "initialize" alive if code weren't properly loaded. */
  2033. if (iwl3945_verify_ucode(priv)) {
  2034. /* Runtime instruction load was bad;
  2035. * take it all the way back down so we can try again */
  2036. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2037. goto restart;
  2038. }
  2039. /* Send pointers to protocol/runtime uCode image ... init code will
  2040. * load and launch runtime uCode, which will send us another "Alive"
  2041. * notification. */
  2042. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2043. if (iwl3945_set_ucode_ptrs(priv)) {
  2044. /* Runtime instruction load won't happen;
  2045. * take it all the way back down so we can try again */
  2046. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2047. goto restart;
  2048. }
  2049. return;
  2050. restart:
  2051. queue_work(priv->workqueue, &priv->restart);
  2052. }
  2053. /**
  2054. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2055. * from protocol/runtime uCode (initialization uCode's
  2056. * Alive gets handled by iwl3945_init_alive_start()).
  2057. */
  2058. static void iwl3945_alive_start(struct iwl_priv *priv)
  2059. {
  2060. int thermal_spin = 0;
  2061. u32 rfkill;
  2062. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2063. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2064. /* We had an error bringing up the hardware, so take it
  2065. * all the way back down so we can try again */
  2066. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2067. goto restart;
  2068. }
  2069. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2070. * This is a paranoid check, because we would not have gotten the
  2071. * "runtime" alive if code weren't properly loaded. */
  2072. if (iwl3945_verify_ucode(priv)) {
  2073. /* Runtime instruction load was bad;
  2074. * take it all the way back down so we can try again */
  2075. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2076. goto restart;
  2077. }
  2078. iwl_clear_stations_table(priv);
  2079. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2080. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2081. if (rfkill & 0x1) {
  2082. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2083. /* if RFKILL is not on, then wait for thermal
  2084. * sensor in adapter to kick in */
  2085. while (iwl3945_hw_get_temperature(priv) == 0) {
  2086. thermal_spin++;
  2087. udelay(10);
  2088. }
  2089. if (thermal_spin)
  2090. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2091. thermal_spin * 10);
  2092. } else
  2093. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2094. /* After the ALIVE response, we can send commands to 3945 uCode */
  2095. set_bit(STATUS_ALIVE, &priv->status);
  2096. if (iwl_is_rfkill(priv))
  2097. return;
  2098. ieee80211_wake_queues(priv->hw);
  2099. priv->active_rate = priv->rates_mask;
  2100. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  2101. iwl_power_update_mode(priv, false);
  2102. if (iwl_is_associated(priv)) {
  2103. struct iwl3945_rxon_cmd *active_rxon =
  2104. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2105. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2106. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2107. } else {
  2108. /* Initialize our rx_config data */
  2109. iwl_connection_init_rx_config(priv, priv->iw_mode);
  2110. }
  2111. /* Configure Bluetooth device coexistence support */
  2112. iwl_send_bt_config(priv);
  2113. /* Configure the adapter for unassociated operation */
  2114. iwlcore_commit_rxon(priv);
  2115. iwl3945_reg_txpower_periodic(priv);
  2116. iwl3945_led_register(priv);
  2117. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2118. set_bit(STATUS_READY, &priv->status);
  2119. wake_up_interruptible(&priv->wait_command_queue);
  2120. /* reassociate for ADHOC mode */
  2121. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  2122. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  2123. priv->vif);
  2124. if (beacon)
  2125. iwl_mac_beacon_update(priv->hw, beacon);
  2126. }
  2127. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  2128. iwl_set_mode(priv, priv->iw_mode);
  2129. return;
  2130. restart:
  2131. queue_work(priv->workqueue, &priv->restart);
  2132. }
  2133. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2134. static void __iwl3945_down(struct iwl_priv *priv)
  2135. {
  2136. unsigned long flags;
  2137. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2138. struct ieee80211_conf *conf = NULL;
  2139. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2140. conf = ieee80211_get_hw_conf(priv->hw);
  2141. if (!exit_pending)
  2142. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2143. iwl3945_led_unregister(priv);
  2144. iwl_clear_stations_table(priv);
  2145. /* Unblock any waiting calls */
  2146. wake_up_interruptible_all(&priv->wait_command_queue);
  2147. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2148. * exiting the module */
  2149. if (!exit_pending)
  2150. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2151. /* stop and reset the on-board processor */
  2152. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2153. /* tell the device to stop sending interrupts */
  2154. spin_lock_irqsave(&priv->lock, flags);
  2155. iwl_disable_interrupts(priv);
  2156. spin_unlock_irqrestore(&priv->lock, flags);
  2157. iwl_synchronize_irq(priv);
  2158. if (priv->mac80211_registered)
  2159. ieee80211_stop_queues(priv->hw);
  2160. /* If we have not previously called iwl3945_init() then
  2161. * clear all bits but the RF Kill bits and return */
  2162. if (!iwl_is_init(priv)) {
  2163. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2164. STATUS_RF_KILL_HW |
  2165. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2166. STATUS_GEO_CONFIGURED |
  2167. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2168. STATUS_EXIT_PENDING;
  2169. goto exit;
  2170. }
  2171. /* ...otherwise clear out all the status bits but the RF Kill
  2172. * bit and continue taking the NIC down. */
  2173. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2174. STATUS_RF_KILL_HW |
  2175. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2176. STATUS_GEO_CONFIGURED |
  2177. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2178. STATUS_FW_ERROR |
  2179. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2180. STATUS_EXIT_PENDING;
  2181. priv->cfg->ops->lib->apm_ops.reset(priv);
  2182. spin_lock_irqsave(&priv->lock, flags);
  2183. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  2184. spin_unlock_irqrestore(&priv->lock, flags);
  2185. iwl3945_hw_txq_ctx_stop(priv);
  2186. iwl3945_hw_rxq_stop(priv);
  2187. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  2188. APMG_CLK_VAL_DMA_CLK_RQT);
  2189. udelay(5);
  2190. if (exit_pending)
  2191. priv->cfg->ops->lib->apm_ops.stop(priv);
  2192. else
  2193. priv->cfg->ops->lib->apm_ops.reset(priv);
  2194. exit:
  2195. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2196. if (priv->ibss_beacon)
  2197. dev_kfree_skb(priv->ibss_beacon);
  2198. priv->ibss_beacon = NULL;
  2199. /* clear out any free frames */
  2200. iwl3945_clear_free_frames(priv);
  2201. }
  2202. static void iwl3945_down(struct iwl_priv *priv)
  2203. {
  2204. mutex_lock(&priv->mutex);
  2205. __iwl3945_down(priv);
  2206. mutex_unlock(&priv->mutex);
  2207. iwl3945_cancel_deferred_work(priv);
  2208. }
  2209. #define MAX_HW_RESTARTS 5
  2210. static int __iwl3945_up(struct iwl_priv *priv)
  2211. {
  2212. int rc, i;
  2213. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2214. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2215. return -EIO;
  2216. }
  2217. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2218. IWL_ERR(priv, "ucode not available for device bring up\n");
  2219. return -EIO;
  2220. }
  2221. /* If platform's RF_KILL switch is NOT set to KILL */
  2222. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2223. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2224. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2225. else {
  2226. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2227. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2228. return -ENODEV;
  2229. }
  2230. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2231. rc = iwl3945_hw_nic_init(priv);
  2232. if (rc) {
  2233. IWL_ERR(priv, "Unable to int nic\n");
  2234. return rc;
  2235. }
  2236. /* make sure rfkill handshake bits are cleared */
  2237. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2238. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2239. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2240. /* clear (again), then enable host interrupts */
  2241. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2242. iwl_enable_interrupts(priv);
  2243. /* really make sure rfkill handshake bits are cleared */
  2244. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2245. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2246. /* Copy original ucode data image from disk into backup cache.
  2247. * This will be used to initialize the on-board processor's
  2248. * data SRAM for a clean start when the runtime program first loads. */
  2249. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2250. priv->ucode_data.len);
  2251. /* We return success when we resume from suspend and rf_kill is on. */
  2252. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2253. return 0;
  2254. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2255. iwl_clear_stations_table(priv);
  2256. /* load bootstrap state machine,
  2257. * load bootstrap program into processor's memory,
  2258. * prepare to load the "initialize" uCode */
  2259. priv->cfg->ops->lib->load_ucode(priv);
  2260. if (rc) {
  2261. IWL_ERR(priv,
  2262. "Unable to set up bootstrap uCode: %d\n", rc);
  2263. continue;
  2264. }
  2265. /* start card; "initialize" will load runtime ucode */
  2266. iwl3945_nic_start(priv);
  2267. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2268. return 0;
  2269. }
  2270. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2271. __iwl3945_down(priv);
  2272. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2273. /* tried to restart and config the device for as long as our
  2274. * patience could withstand */
  2275. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2276. return -EIO;
  2277. }
  2278. /*****************************************************************************
  2279. *
  2280. * Workqueue callbacks
  2281. *
  2282. *****************************************************************************/
  2283. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2284. {
  2285. struct iwl_priv *priv =
  2286. container_of(data, struct iwl_priv, init_alive_start.work);
  2287. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2288. return;
  2289. mutex_lock(&priv->mutex);
  2290. iwl3945_init_alive_start(priv);
  2291. mutex_unlock(&priv->mutex);
  2292. }
  2293. static void iwl3945_bg_alive_start(struct work_struct *data)
  2294. {
  2295. struct iwl_priv *priv =
  2296. container_of(data, struct iwl_priv, alive_start.work);
  2297. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2298. return;
  2299. mutex_lock(&priv->mutex);
  2300. iwl3945_alive_start(priv);
  2301. mutex_unlock(&priv->mutex);
  2302. }
  2303. static void iwl3945_rfkill_poll(struct work_struct *data)
  2304. {
  2305. struct iwl_priv *priv =
  2306. container_of(data, struct iwl_priv, rfkill_poll.work);
  2307. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2308. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2309. else
  2310. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2311. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2312. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2313. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2314. round_jiffies_relative(2 * HZ));
  2315. }
  2316. #define IWL_SCAN_CHECK_WATCHDOG (7 * HZ)
  2317. static void iwl3945_bg_request_scan(struct work_struct *data)
  2318. {
  2319. struct iwl_priv *priv =
  2320. container_of(data, struct iwl_priv, request_scan);
  2321. struct iwl_host_cmd cmd = {
  2322. .id = REPLY_SCAN_CMD,
  2323. .len = sizeof(struct iwl3945_scan_cmd),
  2324. .meta.flags = CMD_SIZE_HUGE,
  2325. };
  2326. int rc = 0;
  2327. struct iwl3945_scan_cmd *scan;
  2328. struct ieee80211_conf *conf = NULL;
  2329. u8 n_probes = 0;
  2330. enum ieee80211_band band;
  2331. bool is_active = false;
  2332. conf = ieee80211_get_hw_conf(priv->hw);
  2333. mutex_lock(&priv->mutex);
  2334. cancel_delayed_work(&priv->scan_check);
  2335. if (!iwl_is_ready(priv)) {
  2336. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2337. goto done;
  2338. }
  2339. /* Make sure the scan wasn't canceled before this queued work
  2340. * was given the chance to run... */
  2341. if (!test_bit(STATUS_SCANNING, &priv->status))
  2342. goto done;
  2343. /* This should never be called or scheduled if there is currently
  2344. * a scan active in the hardware. */
  2345. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2346. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2347. "Ignoring second request.\n");
  2348. rc = -EIO;
  2349. goto done;
  2350. }
  2351. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2352. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2353. goto done;
  2354. }
  2355. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2356. IWL_DEBUG_HC(priv,
  2357. "Scan request while abort pending. Queuing.\n");
  2358. goto done;
  2359. }
  2360. if (iwl_is_rfkill(priv)) {
  2361. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2362. goto done;
  2363. }
  2364. if (!test_bit(STATUS_READY, &priv->status)) {
  2365. IWL_DEBUG_HC(priv,
  2366. "Scan request while uninitialized. Queuing.\n");
  2367. goto done;
  2368. }
  2369. if (!priv->scan_bands) {
  2370. IWL_DEBUG_HC(priv, "Aborting scan due to no requested bands\n");
  2371. goto done;
  2372. }
  2373. if (!priv->scan) {
  2374. priv->scan = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2375. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2376. if (!priv->scan) {
  2377. rc = -ENOMEM;
  2378. goto done;
  2379. }
  2380. }
  2381. scan = priv->scan;
  2382. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2383. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2384. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2385. if (iwl_is_associated(priv)) {
  2386. u16 interval = 0;
  2387. u32 extra;
  2388. u32 suspend_time = 100;
  2389. u32 scan_suspend_time = 100;
  2390. unsigned long flags;
  2391. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2392. spin_lock_irqsave(&priv->lock, flags);
  2393. interval = priv->beacon_int;
  2394. spin_unlock_irqrestore(&priv->lock, flags);
  2395. scan->suspend_time = 0;
  2396. scan->max_out_time = cpu_to_le32(200 * 1024);
  2397. if (!interval)
  2398. interval = suspend_time;
  2399. /*
  2400. * suspend time format:
  2401. * 0-19: beacon interval in usec (time before exec.)
  2402. * 20-23: 0
  2403. * 24-31: number of beacons (suspend between channels)
  2404. */
  2405. extra = (suspend_time / interval) << 24;
  2406. scan_suspend_time = 0xFF0FFFFF &
  2407. (extra | ((suspend_time % interval) * 1024));
  2408. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2409. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2410. scan_suspend_time, interval);
  2411. }
  2412. if (priv->scan_request->n_ssids) {
  2413. int i, p = 0;
  2414. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2415. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2416. /* always does wildcard anyway */
  2417. if (!priv->scan_request->ssids[i].ssid_len)
  2418. continue;
  2419. scan->direct_scan[p].id = WLAN_EID_SSID;
  2420. scan->direct_scan[p].len =
  2421. priv->scan_request->ssids[i].ssid_len;
  2422. memcpy(scan->direct_scan[p].ssid,
  2423. priv->scan_request->ssids[i].ssid,
  2424. priv->scan_request->ssids[i].ssid_len);
  2425. n_probes++;
  2426. p++;
  2427. }
  2428. is_active = true;
  2429. } else
  2430. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2431. /* We don't build a direct scan probe request; the uCode will do
  2432. * that based on the direct_mask added to each channel entry */
  2433. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2434. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2435. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2436. /* flags + rate selection */
  2437. if (priv->scan_bands & BIT(IEEE80211_BAND_2GHZ)) {
  2438. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2439. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2440. scan->good_CRC_th = 0;
  2441. band = IEEE80211_BAND_2GHZ;
  2442. } else if (priv->scan_bands & BIT(IEEE80211_BAND_5GHZ)) {
  2443. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2444. /*
  2445. * If active scaning is requested but a certain channel
  2446. * is marked passive, we can do active scanning if we
  2447. * detect transmissions.
  2448. */
  2449. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH : 0;
  2450. band = IEEE80211_BAND_5GHZ;
  2451. } else {
  2452. IWL_WARN(priv, "Invalid scan band count\n");
  2453. goto done;
  2454. }
  2455. scan->tx_cmd.len = cpu_to_le16(
  2456. iwl_fill_probe_req(priv,
  2457. (struct ieee80211_mgmt *)scan->data,
  2458. priv->scan_request->ie,
  2459. priv->scan_request->ie_len,
  2460. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2461. /* select Rx antennas */
  2462. scan->flags |= iwl3945_get_antenna_flags(priv);
  2463. if (iwl_is_monitor_mode(priv))
  2464. scan->filter_flags = RXON_FILTER_PROMISC_MSK;
  2465. scan->channel_count =
  2466. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2467. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)]);
  2468. if (scan->channel_count == 0) {
  2469. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2470. goto done;
  2471. }
  2472. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2473. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2474. cmd.data = scan;
  2475. scan->len = cpu_to_le16(cmd.len);
  2476. set_bit(STATUS_SCAN_HW, &priv->status);
  2477. rc = iwl_send_cmd_sync(priv, &cmd);
  2478. if (rc)
  2479. goto done;
  2480. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2481. IWL_SCAN_CHECK_WATCHDOG);
  2482. mutex_unlock(&priv->mutex);
  2483. return;
  2484. done:
  2485. /* can not perform scan make sure we clear scanning
  2486. * bits from status so next scan request can be performed.
  2487. * if we dont clear scanning status bit here all next scan
  2488. * will fail
  2489. */
  2490. clear_bit(STATUS_SCAN_HW, &priv->status);
  2491. clear_bit(STATUS_SCANNING, &priv->status);
  2492. /* inform mac80211 scan aborted */
  2493. queue_work(priv->workqueue, &priv->scan_completed);
  2494. mutex_unlock(&priv->mutex);
  2495. }
  2496. static void iwl3945_bg_up(struct work_struct *data)
  2497. {
  2498. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  2499. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2500. return;
  2501. mutex_lock(&priv->mutex);
  2502. __iwl3945_up(priv);
  2503. mutex_unlock(&priv->mutex);
  2504. }
  2505. static void iwl3945_bg_restart(struct work_struct *data)
  2506. {
  2507. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2508. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2509. return;
  2510. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2511. mutex_lock(&priv->mutex);
  2512. priv->vif = NULL;
  2513. priv->is_open = 0;
  2514. mutex_unlock(&priv->mutex);
  2515. iwl3945_down(priv);
  2516. ieee80211_restart_hw(priv->hw);
  2517. } else {
  2518. iwl3945_down(priv);
  2519. queue_work(priv->workqueue, &priv->up);
  2520. }
  2521. }
  2522. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2523. {
  2524. struct iwl_priv *priv =
  2525. container_of(data, struct iwl_priv, rx_replenish);
  2526. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2527. return;
  2528. mutex_lock(&priv->mutex);
  2529. iwl3945_rx_replenish(priv);
  2530. mutex_unlock(&priv->mutex);
  2531. }
  2532. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  2533. void iwl3945_post_associate(struct iwl_priv *priv)
  2534. {
  2535. int rc = 0;
  2536. struct ieee80211_conf *conf = NULL;
  2537. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2538. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2539. return;
  2540. }
  2541. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2542. priv->assoc_id, priv->active_rxon.bssid_addr);
  2543. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2544. return;
  2545. if (!priv->vif || !priv->is_open)
  2546. return;
  2547. iwl_scan_cancel_timeout(priv, 200);
  2548. conf = ieee80211_get_hw_conf(priv->hw);
  2549. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2550. iwlcore_commit_rxon(priv);
  2551. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2552. iwl3945_setup_rxon_timing(priv);
  2553. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2554. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2555. if (rc)
  2556. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2557. "Attempting to continue.\n");
  2558. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2559. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2560. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2561. priv->assoc_id, priv->beacon_int);
  2562. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2563. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2564. else
  2565. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2566. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2567. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2568. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2569. else
  2570. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2571. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2572. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2573. }
  2574. iwlcore_commit_rxon(priv);
  2575. switch (priv->iw_mode) {
  2576. case NL80211_IFTYPE_STATION:
  2577. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2578. break;
  2579. case NL80211_IFTYPE_ADHOC:
  2580. priv->assoc_id = 1;
  2581. iwl_add_station(priv, priv->bssid, 0, CMD_SYNC, NULL);
  2582. iwl3945_sync_sta(priv, IWL_STA_ID,
  2583. (priv->band == IEEE80211_BAND_5GHZ) ?
  2584. IWL_RATE_6M_PLCP : IWL_RATE_1M_PLCP,
  2585. CMD_ASYNC);
  2586. iwl3945_rate_scale_init(priv->hw, IWL_STA_ID);
  2587. iwl3945_send_beacon_cmd(priv);
  2588. break;
  2589. default:
  2590. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2591. __func__, priv->iw_mode);
  2592. break;
  2593. }
  2594. iwl_activate_qos(priv, 0);
  2595. /* we have just associated, don't start scan too early */
  2596. priv->next_scan_jiffies = jiffies + IWL_DELAY_NEXT_SCAN;
  2597. }
  2598. /*****************************************************************************
  2599. *
  2600. * mac80211 entry point functions
  2601. *
  2602. *****************************************************************************/
  2603. #define UCODE_READY_TIMEOUT (2 * HZ)
  2604. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2605. {
  2606. struct iwl_priv *priv = hw->priv;
  2607. int ret;
  2608. IWL_DEBUG_MAC80211(priv, "enter\n");
  2609. /* we should be verifying the device is ready to be opened */
  2610. mutex_lock(&priv->mutex);
  2611. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2612. * ucode filename and max sizes are card-specific. */
  2613. if (!priv->ucode_code.len) {
  2614. ret = iwl3945_read_ucode(priv);
  2615. if (ret) {
  2616. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2617. mutex_unlock(&priv->mutex);
  2618. goto out_release_irq;
  2619. }
  2620. }
  2621. ret = __iwl3945_up(priv);
  2622. mutex_unlock(&priv->mutex);
  2623. if (ret)
  2624. goto out_release_irq;
  2625. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2626. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2627. * mac80211 will not be run successfully. */
  2628. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2629. test_bit(STATUS_READY, &priv->status),
  2630. UCODE_READY_TIMEOUT);
  2631. if (!ret) {
  2632. if (!test_bit(STATUS_READY, &priv->status)) {
  2633. IWL_ERR(priv,
  2634. "Wait for START_ALIVE timeout after %dms.\n",
  2635. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2636. ret = -ETIMEDOUT;
  2637. goto out_release_irq;
  2638. }
  2639. }
  2640. /* ucode is running and will send rfkill notifications,
  2641. * no need to poll the killswitch state anymore */
  2642. cancel_delayed_work(&priv->rfkill_poll);
  2643. priv->is_open = 1;
  2644. IWL_DEBUG_MAC80211(priv, "leave\n");
  2645. return 0;
  2646. out_release_irq:
  2647. priv->is_open = 0;
  2648. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2649. return ret;
  2650. }
  2651. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2652. {
  2653. struct iwl_priv *priv = hw->priv;
  2654. IWL_DEBUG_MAC80211(priv, "enter\n");
  2655. if (!priv->is_open) {
  2656. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2657. return;
  2658. }
  2659. priv->is_open = 0;
  2660. if (iwl_is_ready_rf(priv)) {
  2661. /* stop mac, cancel any scan request and clear
  2662. * RXON_FILTER_ASSOC_MSK BIT
  2663. */
  2664. mutex_lock(&priv->mutex);
  2665. iwl_scan_cancel_timeout(priv, 100);
  2666. mutex_unlock(&priv->mutex);
  2667. }
  2668. iwl3945_down(priv);
  2669. flush_workqueue(priv->workqueue);
  2670. /* start polling the killswitch state again */
  2671. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  2672. round_jiffies_relative(2 * HZ));
  2673. IWL_DEBUG_MAC80211(priv, "leave\n");
  2674. }
  2675. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2676. {
  2677. struct iwl_priv *priv = hw->priv;
  2678. IWL_DEBUG_MAC80211(priv, "enter\n");
  2679. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2680. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2681. if (iwl3945_tx_skb(priv, skb))
  2682. dev_kfree_skb_any(skb);
  2683. IWL_DEBUG_MAC80211(priv, "leave\n");
  2684. return NETDEV_TX_OK;
  2685. }
  2686. void iwl3945_config_ap(struct iwl_priv *priv)
  2687. {
  2688. int rc = 0;
  2689. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2690. return;
  2691. /* The following should be done only at AP bring up */
  2692. if (!(iwl_is_associated(priv))) {
  2693. /* RXON - unassoc (to set timing command) */
  2694. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2695. iwlcore_commit_rxon(priv);
  2696. /* RXON Timing */
  2697. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2698. iwl3945_setup_rxon_timing(priv);
  2699. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2700. sizeof(priv->rxon_timing),
  2701. &priv->rxon_timing);
  2702. if (rc)
  2703. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2704. "Attempting to continue.\n");
  2705. /* FIXME: what should be the assoc_id for AP? */
  2706. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2707. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2708. priv->staging_rxon.flags |=
  2709. RXON_FLG_SHORT_PREAMBLE_MSK;
  2710. else
  2711. priv->staging_rxon.flags &=
  2712. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2713. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2714. if (priv->assoc_capability &
  2715. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2716. priv->staging_rxon.flags |=
  2717. RXON_FLG_SHORT_SLOT_MSK;
  2718. else
  2719. priv->staging_rxon.flags &=
  2720. ~RXON_FLG_SHORT_SLOT_MSK;
  2721. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2722. priv->staging_rxon.flags &=
  2723. ~RXON_FLG_SHORT_SLOT_MSK;
  2724. }
  2725. /* restore RXON assoc */
  2726. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2727. iwlcore_commit_rxon(priv);
  2728. iwl_add_station(priv, iwl_bcast_addr, 0, CMD_SYNC, NULL);
  2729. }
  2730. iwl3945_send_beacon_cmd(priv);
  2731. /* FIXME - we need to add code here to detect a totally new
  2732. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2733. * clear sta table, add BCAST sta... */
  2734. }
  2735. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2736. struct ieee80211_vif *vif,
  2737. struct ieee80211_sta *sta,
  2738. struct ieee80211_key_conf *key)
  2739. {
  2740. struct iwl_priv *priv = hw->priv;
  2741. const u8 *addr;
  2742. int ret = 0;
  2743. u8 sta_id = IWL_INVALID_STATION;
  2744. u8 static_key;
  2745. IWL_DEBUG_MAC80211(priv, "enter\n");
  2746. if (iwl3945_mod_params.sw_crypto) {
  2747. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2748. return -EOPNOTSUPP;
  2749. }
  2750. addr = sta ? sta->addr : iwl_bcast_addr;
  2751. static_key = !iwl_is_associated(priv);
  2752. if (!static_key) {
  2753. sta_id = iwl_find_station(priv, addr);
  2754. if (sta_id == IWL_INVALID_STATION) {
  2755. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2756. addr);
  2757. return -EINVAL;
  2758. }
  2759. }
  2760. mutex_lock(&priv->mutex);
  2761. iwl_scan_cancel_timeout(priv, 100);
  2762. mutex_unlock(&priv->mutex);
  2763. switch (cmd) {
  2764. case SET_KEY:
  2765. if (static_key)
  2766. ret = iwl3945_set_static_key(priv, key);
  2767. else
  2768. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2769. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2770. break;
  2771. case DISABLE_KEY:
  2772. if (static_key)
  2773. ret = iwl3945_remove_static_key(priv);
  2774. else
  2775. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2776. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2777. break;
  2778. default:
  2779. ret = -EINVAL;
  2780. }
  2781. IWL_DEBUG_MAC80211(priv, "leave\n");
  2782. return ret;
  2783. }
  2784. /*****************************************************************************
  2785. *
  2786. * sysfs attributes
  2787. *
  2788. *****************************************************************************/
  2789. #ifdef CONFIG_IWLWIFI_DEBUG
  2790. /*
  2791. * The following adds a new attribute to the sysfs representation
  2792. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2793. * used for controlling the debug level.
  2794. *
  2795. * See the level definitions in iwl for details.
  2796. */
  2797. static ssize_t show_debug_level(struct device *d,
  2798. struct device_attribute *attr, char *buf)
  2799. {
  2800. struct iwl_priv *priv = dev_get_drvdata(d);
  2801. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2802. }
  2803. static ssize_t store_debug_level(struct device *d,
  2804. struct device_attribute *attr,
  2805. const char *buf, size_t count)
  2806. {
  2807. struct iwl_priv *priv = dev_get_drvdata(d);
  2808. unsigned long val;
  2809. int ret;
  2810. ret = strict_strtoul(buf, 0, &val);
  2811. if (ret)
  2812. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2813. else
  2814. priv->debug_level = val;
  2815. return strnlen(buf, count);
  2816. }
  2817. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2818. show_debug_level, store_debug_level);
  2819. #endif /* CONFIG_IWLWIFI_DEBUG */
  2820. static ssize_t show_temperature(struct device *d,
  2821. struct device_attribute *attr, char *buf)
  2822. {
  2823. struct iwl_priv *priv = dev_get_drvdata(d);
  2824. if (!iwl_is_alive(priv))
  2825. return -EAGAIN;
  2826. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2827. }
  2828. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2829. static ssize_t show_tx_power(struct device *d,
  2830. struct device_attribute *attr, char *buf)
  2831. {
  2832. struct iwl_priv *priv = dev_get_drvdata(d);
  2833. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2834. }
  2835. static ssize_t store_tx_power(struct device *d,
  2836. struct device_attribute *attr,
  2837. const char *buf, size_t count)
  2838. {
  2839. struct iwl_priv *priv = dev_get_drvdata(d);
  2840. char *p = (char *)buf;
  2841. u32 val;
  2842. val = simple_strtoul(p, &p, 10);
  2843. if (p == buf)
  2844. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2845. else
  2846. iwl3945_hw_reg_set_txpower(priv, val);
  2847. return count;
  2848. }
  2849. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2850. static ssize_t show_flags(struct device *d,
  2851. struct device_attribute *attr, char *buf)
  2852. {
  2853. struct iwl_priv *priv = dev_get_drvdata(d);
  2854. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2855. }
  2856. static ssize_t store_flags(struct device *d,
  2857. struct device_attribute *attr,
  2858. const char *buf, size_t count)
  2859. {
  2860. struct iwl_priv *priv = dev_get_drvdata(d);
  2861. u32 flags = simple_strtoul(buf, NULL, 0);
  2862. mutex_lock(&priv->mutex);
  2863. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2864. /* Cancel any currently running scans... */
  2865. if (iwl_scan_cancel_timeout(priv, 100))
  2866. IWL_WARN(priv, "Could not cancel scan.\n");
  2867. else {
  2868. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2869. flags);
  2870. priv->staging_rxon.flags = cpu_to_le32(flags);
  2871. iwlcore_commit_rxon(priv);
  2872. }
  2873. }
  2874. mutex_unlock(&priv->mutex);
  2875. return count;
  2876. }
  2877. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2878. static ssize_t show_filter_flags(struct device *d,
  2879. struct device_attribute *attr, char *buf)
  2880. {
  2881. struct iwl_priv *priv = dev_get_drvdata(d);
  2882. return sprintf(buf, "0x%04X\n",
  2883. le32_to_cpu(priv->active_rxon.filter_flags));
  2884. }
  2885. static ssize_t store_filter_flags(struct device *d,
  2886. struct device_attribute *attr,
  2887. const char *buf, size_t count)
  2888. {
  2889. struct iwl_priv *priv = dev_get_drvdata(d);
  2890. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2891. mutex_lock(&priv->mutex);
  2892. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2893. /* Cancel any currently running scans... */
  2894. if (iwl_scan_cancel_timeout(priv, 100))
  2895. IWL_WARN(priv, "Could not cancel scan.\n");
  2896. else {
  2897. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2898. "0x%04X\n", filter_flags);
  2899. priv->staging_rxon.filter_flags =
  2900. cpu_to_le32(filter_flags);
  2901. iwlcore_commit_rxon(priv);
  2902. }
  2903. }
  2904. mutex_unlock(&priv->mutex);
  2905. return count;
  2906. }
  2907. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2908. store_filter_flags);
  2909. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  2910. static ssize_t show_measurement(struct device *d,
  2911. struct device_attribute *attr, char *buf)
  2912. {
  2913. struct iwl_priv *priv = dev_get_drvdata(d);
  2914. struct iwl_spectrum_notification measure_report;
  2915. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2916. u8 *data = (u8 *)&measure_report;
  2917. unsigned long flags;
  2918. spin_lock_irqsave(&priv->lock, flags);
  2919. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2920. spin_unlock_irqrestore(&priv->lock, flags);
  2921. return 0;
  2922. }
  2923. memcpy(&measure_report, &priv->measure_report, size);
  2924. priv->measurement_status = 0;
  2925. spin_unlock_irqrestore(&priv->lock, flags);
  2926. while (size && (PAGE_SIZE - len)) {
  2927. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2928. PAGE_SIZE - len, 1);
  2929. len = strlen(buf);
  2930. if (PAGE_SIZE - len)
  2931. buf[len++] = '\n';
  2932. ofs += 16;
  2933. size -= min(size, 16U);
  2934. }
  2935. return len;
  2936. }
  2937. static ssize_t store_measurement(struct device *d,
  2938. struct device_attribute *attr,
  2939. const char *buf, size_t count)
  2940. {
  2941. struct iwl_priv *priv = dev_get_drvdata(d);
  2942. struct ieee80211_measurement_params params = {
  2943. .channel = le16_to_cpu(priv->active_rxon.channel),
  2944. .start_time = cpu_to_le64(priv->last_tsf),
  2945. .duration = cpu_to_le16(1),
  2946. };
  2947. u8 type = IWL_MEASURE_BASIC;
  2948. u8 buffer[32];
  2949. u8 channel;
  2950. if (count) {
  2951. char *p = buffer;
  2952. strncpy(buffer, buf, min(sizeof(buffer), count));
  2953. channel = simple_strtoul(p, NULL, 0);
  2954. if (channel)
  2955. params.channel = channel;
  2956. p = buffer;
  2957. while (*p && *p != ' ')
  2958. p++;
  2959. if (*p)
  2960. type = simple_strtoul(p + 1, NULL, 0);
  2961. }
  2962. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  2963. "channel %d (for '%s')\n", type, params.channel, buf);
  2964. iwl3945_get_measurement(priv, &params, type);
  2965. return count;
  2966. }
  2967. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  2968. show_measurement, store_measurement);
  2969. #endif /* CONFIG_IWL3945_SPECTRUM_MEASUREMENT */
  2970. static ssize_t store_retry_rate(struct device *d,
  2971. struct device_attribute *attr,
  2972. const char *buf, size_t count)
  2973. {
  2974. struct iwl_priv *priv = dev_get_drvdata(d);
  2975. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  2976. if (priv->retry_rate <= 0)
  2977. priv->retry_rate = 1;
  2978. return count;
  2979. }
  2980. static ssize_t show_retry_rate(struct device *d,
  2981. struct device_attribute *attr, char *buf)
  2982. {
  2983. struct iwl_priv *priv = dev_get_drvdata(d);
  2984. return sprintf(buf, "%d", priv->retry_rate);
  2985. }
  2986. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  2987. store_retry_rate);
  2988. static ssize_t store_power_level(struct device *d,
  2989. struct device_attribute *attr,
  2990. const char *buf, size_t count)
  2991. {
  2992. struct iwl_priv *priv = dev_get_drvdata(d);
  2993. int ret;
  2994. unsigned long mode;
  2995. mutex_lock(&priv->mutex);
  2996. ret = strict_strtoul(buf, 10, &mode);
  2997. if (ret)
  2998. goto out;
  2999. ret = iwl_power_set_user_mode(priv, mode);
  3000. if (ret) {
  3001. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  3002. goto out;
  3003. }
  3004. ret = count;
  3005. out:
  3006. mutex_unlock(&priv->mutex);
  3007. return ret;
  3008. }
  3009. static ssize_t show_power_level(struct device *d,
  3010. struct device_attribute *attr, char *buf)
  3011. {
  3012. struct iwl_priv *priv = dev_get_drvdata(d);
  3013. int mode = priv->power_data.user_power_setting;
  3014. int level = priv->power_data.power_mode;
  3015. char *p = buf;
  3016. p += sprintf(p, "INDEX:%d\t", level);
  3017. p += sprintf(p, "USER:%d\n", mode);
  3018. return p - buf + 1;
  3019. }
  3020. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR,
  3021. show_power_level, store_power_level);
  3022. #define MAX_WX_STRING 80
  3023. /* Values are in microsecond */
  3024. static const s32 timeout_duration[] = {
  3025. 350000,
  3026. 250000,
  3027. 75000,
  3028. 37000,
  3029. 25000,
  3030. };
  3031. static const s32 period_duration[] = {
  3032. 400000,
  3033. 700000,
  3034. 1000000,
  3035. 1000000,
  3036. 1000000
  3037. };
  3038. static ssize_t show_channels(struct device *d,
  3039. struct device_attribute *attr, char *buf)
  3040. {
  3041. /* all this shit doesn't belong into sysfs anyway */
  3042. return 0;
  3043. }
  3044. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3045. static ssize_t show_statistics(struct device *d,
  3046. struct device_attribute *attr, char *buf)
  3047. {
  3048. struct iwl_priv *priv = dev_get_drvdata(d);
  3049. u32 size = sizeof(struct iwl3945_notif_statistics);
  3050. u32 len = 0, ofs = 0;
  3051. u8 *data = (u8 *)&priv->statistics_39;
  3052. int rc = 0;
  3053. if (!iwl_is_alive(priv))
  3054. return -EAGAIN;
  3055. mutex_lock(&priv->mutex);
  3056. rc = iwl_send_statistics_request(priv, 0);
  3057. mutex_unlock(&priv->mutex);
  3058. if (rc) {
  3059. len = sprintf(buf,
  3060. "Error sending statistics request: 0x%08X\n", rc);
  3061. return len;
  3062. }
  3063. while (size && (PAGE_SIZE - len)) {
  3064. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3065. PAGE_SIZE - len, 1);
  3066. len = strlen(buf);
  3067. if (PAGE_SIZE - len)
  3068. buf[len++] = '\n';
  3069. ofs += 16;
  3070. size -= min(size, 16U);
  3071. }
  3072. return len;
  3073. }
  3074. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  3075. static ssize_t show_antenna(struct device *d,
  3076. struct device_attribute *attr, char *buf)
  3077. {
  3078. struct iwl_priv *priv = dev_get_drvdata(d);
  3079. if (!iwl_is_alive(priv))
  3080. return -EAGAIN;
  3081. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3082. }
  3083. static ssize_t store_antenna(struct device *d,
  3084. struct device_attribute *attr,
  3085. const char *buf, size_t count)
  3086. {
  3087. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3088. int ant;
  3089. if (count == 0)
  3090. return 0;
  3091. if (sscanf(buf, "%1i", &ant) != 1) {
  3092. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3093. return count;
  3094. }
  3095. if ((ant >= 0) && (ant <= 2)) {
  3096. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3097. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3098. } else
  3099. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3100. return count;
  3101. }
  3102. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3103. static ssize_t show_status(struct device *d,
  3104. struct device_attribute *attr, char *buf)
  3105. {
  3106. struct iwl_priv *priv = dev_get_drvdata(d);
  3107. if (!iwl_is_alive(priv))
  3108. return -EAGAIN;
  3109. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3110. }
  3111. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3112. static ssize_t dump_error_log(struct device *d,
  3113. struct device_attribute *attr,
  3114. const char *buf, size_t count)
  3115. {
  3116. struct iwl_priv *priv = dev_get_drvdata(d);
  3117. char *p = (char *)buf;
  3118. if (p[0] == '1')
  3119. iwl3945_dump_nic_error_log(priv);
  3120. return strnlen(buf, count);
  3121. }
  3122. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3123. static ssize_t dump_event_log(struct device *d,
  3124. struct device_attribute *attr,
  3125. const char *buf, size_t count)
  3126. {
  3127. struct iwl_priv *priv = dev_get_drvdata(d);
  3128. char *p = (char *)buf;
  3129. if (p[0] == '1')
  3130. iwl3945_dump_nic_event_log(priv);
  3131. return strnlen(buf, count);
  3132. }
  3133. static DEVICE_ATTR(dump_events, S_IWUSR, NULL, dump_event_log);
  3134. /*****************************************************************************
  3135. *
  3136. * driver setup and tear down
  3137. *
  3138. *****************************************************************************/
  3139. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3140. {
  3141. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3142. init_waitqueue_head(&priv->wait_command_queue);
  3143. INIT_WORK(&priv->up, iwl3945_bg_up);
  3144. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3145. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3146. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3147. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3148. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3149. INIT_DELAYED_WORK(&priv->rfkill_poll, iwl3945_rfkill_poll);
  3150. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3151. INIT_WORK(&priv->request_scan, iwl3945_bg_request_scan);
  3152. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3153. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3154. iwl3945_hw_setup_deferred_work(priv);
  3155. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3156. iwl3945_irq_tasklet, (unsigned long)priv);
  3157. }
  3158. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3159. {
  3160. iwl3945_hw_cancel_deferred_work(priv);
  3161. cancel_delayed_work_sync(&priv->init_alive_start);
  3162. cancel_delayed_work(&priv->scan_check);
  3163. cancel_delayed_work(&priv->alive_start);
  3164. cancel_work_sync(&priv->beacon_update);
  3165. }
  3166. static struct attribute *iwl3945_sysfs_entries[] = {
  3167. &dev_attr_antenna.attr,
  3168. &dev_attr_channels.attr,
  3169. &dev_attr_dump_errors.attr,
  3170. &dev_attr_dump_events.attr,
  3171. &dev_attr_flags.attr,
  3172. &dev_attr_filter_flags.attr,
  3173. #ifdef CONFIG_IWL3945_SPECTRUM_MEASUREMENT
  3174. &dev_attr_measurement.attr,
  3175. #endif
  3176. &dev_attr_power_level.attr,
  3177. &dev_attr_retry_rate.attr,
  3178. &dev_attr_statistics.attr,
  3179. &dev_attr_status.attr,
  3180. &dev_attr_temperature.attr,
  3181. &dev_attr_tx_power.attr,
  3182. #ifdef CONFIG_IWLWIFI_DEBUG
  3183. &dev_attr_debug_level.attr,
  3184. #endif
  3185. NULL
  3186. };
  3187. static struct attribute_group iwl3945_attribute_group = {
  3188. .name = NULL, /* put in device directory */
  3189. .attrs = iwl3945_sysfs_entries,
  3190. };
  3191. static struct ieee80211_ops iwl3945_hw_ops = {
  3192. .tx = iwl3945_mac_tx,
  3193. .start = iwl3945_mac_start,
  3194. .stop = iwl3945_mac_stop,
  3195. .add_interface = iwl_mac_add_interface,
  3196. .remove_interface = iwl_mac_remove_interface,
  3197. .config = iwl_mac_config,
  3198. .configure_filter = iwl_configure_filter,
  3199. .set_key = iwl3945_mac_set_key,
  3200. .get_tx_stats = iwl_mac_get_tx_stats,
  3201. .conf_tx = iwl_mac_conf_tx,
  3202. .reset_tsf = iwl_mac_reset_tsf,
  3203. .bss_info_changed = iwl_bss_info_changed,
  3204. .hw_scan = iwl_mac_hw_scan
  3205. };
  3206. static int iwl3945_init_drv(struct iwl_priv *priv)
  3207. {
  3208. int ret;
  3209. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3210. priv->retry_rate = 1;
  3211. priv->ibss_beacon = NULL;
  3212. spin_lock_init(&priv->lock);
  3213. spin_lock_init(&priv->sta_lock);
  3214. spin_lock_init(&priv->hcmd_lock);
  3215. INIT_LIST_HEAD(&priv->free_frames);
  3216. mutex_init(&priv->mutex);
  3217. /* Clear the driver's (not device's) station table */
  3218. iwl_clear_stations_table(priv);
  3219. priv->data_retry_limit = -1;
  3220. priv->ieee_channels = NULL;
  3221. priv->ieee_rates = NULL;
  3222. priv->band = IEEE80211_BAND_2GHZ;
  3223. priv->iw_mode = NL80211_IFTYPE_STATION;
  3224. iwl_reset_qos(priv);
  3225. priv->qos_data.qos_active = 0;
  3226. priv->qos_data.qos_cap.val = 0;
  3227. priv->rates_mask = IWL_RATES_MASK;
  3228. /* If power management is turned on, default to CAM mode */
  3229. priv->power_mode = IWL_POWER_MODE_CAM;
  3230. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3231. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3232. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3233. eeprom->version);
  3234. ret = -EINVAL;
  3235. goto err;
  3236. }
  3237. ret = iwl_init_channel_map(priv);
  3238. if (ret) {
  3239. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3240. goto err;
  3241. }
  3242. /* Set up txpower settings in driver for all channels */
  3243. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3244. ret = -EIO;
  3245. goto err_free_channel_map;
  3246. }
  3247. ret = iwlcore_init_geos(priv);
  3248. if (ret) {
  3249. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3250. goto err_free_channel_map;
  3251. }
  3252. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3253. return 0;
  3254. err_free_channel_map:
  3255. iwl_free_channel_map(priv);
  3256. err:
  3257. return ret;
  3258. }
  3259. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3260. {
  3261. int ret;
  3262. struct ieee80211_hw *hw = priv->hw;
  3263. hw->rate_control_algorithm = "iwl-3945-rs";
  3264. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3265. /* Tell mac80211 our characteristics */
  3266. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3267. IEEE80211_HW_NOISE_DBM |
  3268. IEEE80211_HW_SPECTRUM_MGMT;
  3269. hw->wiphy->interface_modes =
  3270. BIT(NL80211_IFTYPE_STATION) |
  3271. BIT(NL80211_IFTYPE_ADHOC);
  3272. hw->wiphy->custom_regulatory = true;
  3273. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3274. /* we create the 802.11 header and a zero-length SSID element */
  3275. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  3276. /* Default value; 4 EDCA QOS priorities */
  3277. hw->queues = 4;
  3278. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3279. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3280. &priv->bands[IEEE80211_BAND_2GHZ];
  3281. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3282. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3283. &priv->bands[IEEE80211_BAND_5GHZ];
  3284. ret = ieee80211_register_hw(priv->hw);
  3285. if (ret) {
  3286. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3287. return ret;
  3288. }
  3289. priv->mac80211_registered = 1;
  3290. return 0;
  3291. }
  3292. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3293. {
  3294. int err = 0;
  3295. struct iwl_priv *priv;
  3296. struct ieee80211_hw *hw;
  3297. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3298. struct iwl3945_eeprom *eeprom;
  3299. unsigned long flags;
  3300. /***********************
  3301. * 1. Allocating HW data
  3302. * ********************/
  3303. /* mac80211 allocates memory for this device instance, including
  3304. * space for this driver's private structure */
  3305. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3306. if (hw == NULL) {
  3307. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3308. err = -ENOMEM;
  3309. goto out;
  3310. }
  3311. priv = hw->priv;
  3312. SET_IEEE80211_DEV(hw, &pdev->dev);
  3313. if ((iwl3945_mod_params.num_of_queues > IWL39_MAX_NUM_QUEUES) ||
  3314. (iwl3945_mod_params.num_of_queues < IWL_MIN_NUM_QUEUES)) {
  3315. IWL_ERR(priv,
  3316. "invalid queues_num, should be between %d and %d\n",
  3317. IWL_MIN_NUM_QUEUES, IWL39_MAX_NUM_QUEUES);
  3318. err = -EINVAL;
  3319. goto out_ieee80211_free_hw;
  3320. }
  3321. /*
  3322. * Disabling hardware scan means that mac80211 will perform scans
  3323. * "the hard way", rather than using device's scan.
  3324. */
  3325. if (iwl3945_mod_params.disable_hw_scan) {
  3326. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3327. iwl3945_hw_ops.hw_scan = NULL;
  3328. }
  3329. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3330. priv->cfg = cfg;
  3331. priv->pci_dev = pdev;
  3332. priv->inta_mask = CSR_INI_SET_MASK;
  3333. #ifdef CONFIG_IWLWIFI_DEBUG
  3334. priv->debug_level = iwl3945_mod_params.debug;
  3335. atomic_set(&priv->restrict_refcnt, 0);
  3336. #endif
  3337. /***************************
  3338. * 2. Initializing PCI bus
  3339. * *************************/
  3340. if (pci_enable_device(pdev)) {
  3341. err = -ENODEV;
  3342. goto out_ieee80211_free_hw;
  3343. }
  3344. pci_set_master(pdev);
  3345. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3346. if (!err)
  3347. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3348. if (err) {
  3349. IWL_WARN(priv, "No suitable DMA available.\n");
  3350. goto out_pci_disable_device;
  3351. }
  3352. pci_set_drvdata(pdev, priv);
  3353. err = pci_request_regions(pdev, DRV_NAME);
  3354. if (err)
  3355. goto out_pci_disable_device;
  3356. /***********************
  3357. * 3. Read REV Register
  3358. * ********************/
  3359. priv->hw_base = pci_iomap(pdev, 0, 0);
  3360. if (!priv->hw_base) {
  3361. err = -ENODEV;
  3362. goto out_pci_release_regions;
  3363. }
  3364. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3365. (unsigned long long) pci_resource_len(pdev, 0));
  3366. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3367. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3368. * PCI Tx retries from interfering with C3 CPU state */
  3369. pci_write_config_byte(pdev, 0x41, 0x00);
  3370. /* this spin lock will be used in apm_ops.init and EEPROM access
  3371. * we should init now
  3372. */
  3373. spin_lock_init(&priv->reg_lock);
  3374. /* amp init */
  3375. err = priv->cfg->ops->lib->apm_ops.init(priv);
  3376. if (err < 0) {
  3377. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  3378. goto out_iounmap;
  3379. }
  3380. /***********************
  3381. * 4. Read EEPROM
  3382. * ********************/
  3383. /* Read the EEPROM */
  3384. err = iwl_eeprom_init(priv);
  3385. if (err) {
  3386. IWL_ERR(priv, "Unable to init EEPROM\n");
  3387. goto out_iounmap;
  3388. }
  3389. /* MAC Address location in EEPROM same for 3945/4965 */
  3390. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3391. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3392. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3393. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3394. /***********************
  3395. * 5. Setup HW Constants
  3396. * ********************/
  3397. /* Device-specific setup */
  3398. if (iwl3945_hw_set_hw_params(priv)) {
  3399. IWL_ERR(priv, "failed to set hw settings\n");
  3400. goto out_eeprom_free;
  3401. }
  3402. /***********************
  3403. * 6. Setup priv
  3404. * ********************/
  3405. err = iwl3945_init_drv(priv);
  3406. if (err) {
  3407. IWL_ERR(priv, "initializing driver failed\n");
  3408. goto out_unset_hw_params;
  3409. }
  3410. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3411. priv->cfg->name);
  3412. /***********************
  3413. * 7. Setup Services
  3414. * ********************/
  3415. spin_lock_irqsave(&priv->lock, flags);
  3416. iwl_disable_interrupts(priv);
  3417. spin_unlock_irqrestore(&priv->lock, flags);
  3418. pci_enable_msi(priv->pci_dev);
  3419. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3420. IRQF_SHARED, DRV_NAME, priv);
  3421. if (err) {
  3422. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3423. goto out_disable_msi;
  3424. }
  3425. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3426. if (err) {
  3427. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3428. goto out_release_irq;
  3429. }
  3430. iwl_set_rxon_channel(priv,
  3431. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3432. iwl3945_setup_deferred_work(priv);
  3433. iwl3945_setup_rx_handlers(priv);
  3434. /*********************************
  3435. * 8. Setup and Register mac80211
  3436. * *******************************/
  3437. iwl_enable_interrupts(priv);
  3438. err = iwl3945_setup_mac(priv);
  3439. if (err)
  3440. goto out_remove_sysfs;
  3441. err = iwl_dbgfs_register(priv, DRV_NAME);
  3442. if (err)
  3443. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3444. /* Start monitoring the killswitch */
  3445. queue_delayed_work(priv->workqueue, &priv->rfkill_poll,
  3446. 2 * HZ);
  3447. return 0;
  3448. out_remove_sysfs:
  3449. destroy_workqueue(priv->workqueue);
  3450. priv->workqueue = NULL;
  3451. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3452. out_release_irq:
  3453. free_irq(priv->pci_dev->irq, priv);
  3454. out_disable_msi:
  3455. pci_disable_msi(priv->pci_dev);
  3456. iwlcore_free_geos(priv);
  3457. iwl_free_channel_map(priv);
  3458. out_unset_hw_params:
  3459. iwl3945_unset_hw_params(priv);
  3460. out_eeprom_free:
  3461. iwl_eeprom_free(priv);
  3462. out_iounmap:
  3463. pci_iounmap(pdev, priv->hw_base);
  3464. out_pci_release_regions:
  3465. pci_release_regions(pdev);
  3466. out_pci_disable_device:
  3467. pci_set_drvdata(pdev, NULL);
  3468. pci_disable_device(pdev);
  3469. out_ieee80211_free_hw:
  3470. ieee80211_free_hw(priv->hw);
  3471. out:
  3472. return err;
  3473. }
  3474. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3475. {
  3476. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3477. unsigned long flags;
  3478. if (!priv)
  3479. return;
  3480. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3481. iwl_dbgfs_unregister(priv);
  3482. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3483. if (priv->mac80211_registered) {
  3484. ieee80211_unregister_hw(priv->hw);
  3485. priv->mac80211_registered = 0;
  3486. } else {
  3487. iwl3945_down(priv);
  3488. }
  3489. /* make sure we flush any pending irq or
  3490. * tasklet for the driver
  3491. */
  3492. spin_lock_irqsave(&priv->lock, flags);
  3493. iwl_disable_interrupts(priv);
  3494. spin_unlock_irqrestore(&priv->lock, flags);
  3495. iwl_synchronize_irq(priv);
  3496. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3497. cancel_delayed_work_sync(&priv->rfkill_poll);
  3498. iwl3945_dealloc_ucode_pci(priv);
  3499. if (priv->rxq.bd)
  3500. iwl3945_rx_queue_free(priv, &priv->rxq);
  3501. iwl3945_hw_txq_ctx_free(priv);
  3502. iwl3945_unset_hw_params(priv);
  3503. iwl_clear_stations_table(priv);
  3504. /*netif_stop_queue(dev); */
  3505. flush_workqueue(priv->workqueue);
  3506. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3507. * priv->workqueue... so we can't take down the workqueue
  3508. * until now... */
  3509. destroy_workqueue(priv->workqueue);
  3510. priv->workqueue = NULL;
  3511. free_irq(pdev->irq, priv);
  3512. pci_disable_msi(pdev);
  3513. pci_iounmap(pdev, priv->hw_base);
  3514. pci_release_regions(pdev);
  3515. pci_disable_device(pdev);
  3516. pci_set_drvdata(pdev, NULL);
  3517. iwl_free_channel_map(priv);
  3518. iwlcore_free_geos(priv);
  3519. kfree(priv->scan);
  3520. if (priv->ibss_beacon)
  3521. dev_kfree_skb(priv->ibss_beacon);
  3522. ieee80211_free_hw(priv->hw);
  3523. }
  3524. /*****************************************************************************
  3525. *
  3526. * driver and module entry point
  3527. *
  3528. *****************************************************************************/
  3529. static struct pci_driver iwl3945_driver = {
  3530. .name = DRV_NAME,
  3531. .id_table = iwl3945_hw_card_ids,
  3532. .probe = iwl3945_pci_probe,
  3533. .remove = __devexit_p(iwl3945_pci_remove),
  3534. #ifdef CONFIG_PM
  3535. .suspend = iwl_pci_suspend,
  3536. .resume = iwl_pci_resume,
  3537. #endif
  3538. };
  3539. static int __init iwl3945_init(void)
  3540. {
  3541. int ret;
  3542. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3543. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3544. ret = iwl3945_rate_control_register();
  3545. if (ret) {
  3546. printk(KERN_ERR DRV_NAME
  3547. "Unable to register rate control algorithm: %d\n", ret);
  3548. return ret;
  3549. }
  3550. ret = pci_register_driver(&iwl3945_driver);
  3551. if (ret) {
  3552. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3553. goto error_register;
  3554. }
  3555. return ret;
  3556. error_register:
  3557. iwl3945_rate_control_unregister();
  3558. return ret;
  3559. }
  3560. static void __exit iwl3945_exit(void)
  3561. {
  3562. pci_unregister_driver(&iwl3945_driver);
  3563. iwl3945_rate_control_unregister();
  3564. }
  3565. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3566. module_param_named(antenna, iwl3945_mod_params.antenna, int, 0444);
  3567. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3568. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, 0444);
  3569. MODULE_PARM_DESC(swcrypto,
  3570. "using software crypto (default 1 [software])\n");
  3571. module_param_named(debug, iwl3945_mod_params.debug, uint, 0444);
  3572. MODULE_PARM_DESC(debug, "debug output mask");
  3573. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan, int, 0444);
  3574. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3575. module_param_named(queues_num, iwl3945_mod_params.num_of_queues, int, 0444);
  3576. MODULE_PARM_DESC(queues_num, "number of hw queues.");
  3577. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, 0444);
  3578. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3579. module_exit(iwl3945_exit);
  3580. module_init(iwl3945_init);