rgmii.c 7.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336
  1. /*
  2. * drivers/net/ibm_newemac/rgmii.c
  3. *
  4. * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
  5. *
  6. * Copyright 2007 Benjamin Herrenschmidt, IBM Corp.
  7. * <benh@kernel.crashing.org>
  8. *
  9. * Based on the arch/ppc version of the driver:
  10. *
  11. * Copyright (c) 2004, 2005 Zultys Technologies.
  12. * Eugene Surovegin <eugene.surovegin@zultys.com> or <ebs@ebshome.net>
  13. *
  14. * Based on original work by
  15. * Matt Porter <mporter@kernel.crashing.org>
  16. * Copyright 2004 MontaVista Software, Inc.
  17. *
  18. * This program is free software; you can redistribute it and/or modify it
  19. * under the terms of the GNU General Public License as published by the
  20. * Free Software Foundation; either version 2 of the License, or (at your
  21. * option) any later version.
  22. *
  23. */
  24. #include <linux/kernel.h>
  25. #include <linux/ethtool.h>
  26. #include <asm/io.h>
  27. #include "emac.h"
  28. #include "debug.h"
  29. // XXX FIXME: Axon seems to support a subset of the RGMII, we
  30. // thus need to take that into account and possibly change some
  31. // of the bit settings below that don't seem to quite match the
  32. // AXON spec
  33. /* RGMIIx_FER */
  34. #define RGMII_FER_MASK(idx) (0x7 << ((idx) * 4))
  35. #define RGMII_FER_RTBI(idx) (0x4 << ((idx) * 4))
  36. #define RGMII_FER_RGMII(idx) (0x5 << ((idx) * 4))
  37. #define RGMII_FER_TBI(idx) (0x6 << ((idx) * 4))
  38. #define RGMII_FER_GMII(idx) (0x7 << ((idx) * 4))
  39. #define RGMII_FER_MII(idx) RGMII_FER_GMII(idx)
  40. /* RGMIIx_SSR */
  41. #define RGMII_SSR_MASK(idx) (0x7 << ((idx) * 8))
  42. #define RGMII_SSR_100(idx) (0x2 << ((idx) * 8))
  43. #define RGMII_SSR_1000(idx) (0x4 << ((idx) * 8))
  44. /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
  45. static inline int rgmii_valid_mode(int phy_mode)
  46. {
  47. return phy_mode == PHY_MODE_GMII ||
  48. phy_mode == PHY_MODE_MII ||
  49. phy_mode == PHY_MODE_RGMII ||
  50. phy_mode == PHY_MODE_TBI ||
  51. phy_mode == PHY_MODE_RTBI;
  52. }
  53. static inline const char *rgmii_mode_name(int mode)
  54. {
  55. switch (mode) {
  56. case PHY_MODE_RGMII:
  57. return "RGMII";
  58. case PHY_MODE_TBI:
  59. return "TBI";
  60. case PHY_MODE_GMII:
  61. return "GMII";
  62. case PHY_MODE_MII:
  63. return "MII";
  64. case PHY_MODE_RTBI:
  65. return "RTBI";
  66. default:
  67. BUG();
  68. }
  69. }
  70. static inline u32 rgmii_mode_mask(int mode, int input)
  71. {
  72. switch (mode) {
  73. case PHY_MODE_RGMII:
  74. return RGMII_FER_RGMII(input);
  75. case PHY_MODE_TBI:
  76. return RGMII_FER_TBI(input);
  77. case PHY_MODE_GMII:
  78. return RGMII_FER_GMII(input);
  79. case PHY_MODE_MII:
  80. return RGMII_FER_MII(input);
  81. case PHY_MODE_RTBI:
  82. return RGMII_FER_RTBI(input);
  83. default:
  84. BUG();
  85. }
  86. }
  87. int __devinit rgmii_attach(struct of_device *ofdev, int input, int mode)
  88. {
  89. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  90. struct rgmii_regs __iomem *p = dev->base;
  91. RGMII_DBG(dev, "attach(%d)" NL, input);
  92. /* Check if we need to attach to a RGMII */
  93. if (input < 0 || !rgmii_valid_mode(mode)) {
  94. printk(KERN_ERR "%s: unsupported settings !\n",
  95. ofdev->node->full_name);
  96. return -ENODEV;
  97. }
  98. mutex_lock(&dev->lock);
  99. /* Enable this input */
  100. out_be32(&p->fer, in_be32(&p->fer) | rgmii_mode_mask(mode, input));
  101. printk(KERN_NOTICE "%s: input %d in %s mode\n",
  102. ofdev->node->full_name, input, rgmii_mode_name(mode));
  103. ++dev->users;
  104. mutex_unlock(&dev->lock);
  105. return 0;
  106. }
  107. void rgmii_set_speed(struct of_device *ofdev, int input, int speed)
  108. {
  109. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  110. struct rgmii_regs __iomem *p = dev->base;
  111. u32 ssr;
  112. mutex_lock(&dev->lock);
  113. ssr = in_be32(&p->ssr) & ~RGMII_SSR_MASK(input);
  114. RGMII_DBG(dev, "speed(%d, %d)" NL, input, speed);
  115. if (speed == SPEED_1000)
  116. ssr |= RGMII_SSR_1000(input);
  117. else if (speed == SPEED_100)
  118. ssr |= RGMII_SSR_100(input);
  119. out_be32(&p->ssr, ssr);
  120. mutex_unlock(&dev->lock);
  121. }
  122. void rgmii_get_mdio(struct of_device *ofdev, int input)
  123. {
  124. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  125. struct rgmii_regs __iomem *p = dev->base;
  126. u32 fer;
  127. RGMII_DBG2(dev, "get_mdio(%d)" NL, input);
  128. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  129. return;
  130. mutex_lock(&dev->lock);
  131. fer = in_be32(&p->fer);
  132. fer |= 0x00080000u >> input;
  133. out_be32(&p->fer, fer);
  134. (void)in_be32(&p->fer);
  135. DBG2(dev, " fer = 0x%08x\n", fer);
  136. }
  137. void rgmii_put_mdio(struct of_device *ofdev, int input)
  138. {
  139. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  140. struct rgmii_regs __iomem *p = dev->base;
  141. u32 fer;
  142. RGMII_DBG2(dev, "put_mdio(%d)" NL, input);
  143. if (!(dev->flags & EMAC_RGMII_FLAG_HAS_MDIO))
  144. return;
  145. fer = in_be32(&p->fer);
  146. fer &= ~(0x00080000u >> input);
  147. out_be32(&p->fer, fer);
  148. (void)in_be32(&p->fer);
  149. DBG2(dev, " fer = 0x%08x\n", fer);
  150. mutex_unlock(&dev->lock);
  151. }
  152. void rgmii_detach(struct of_device *ofdev, int input)
  153. {
  154. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  155. struct rgmii_regs __iomem *p;
  156. BUG_ON(!dev || dev->users == 0);
  157. p = dev->base;
  158. mutex_lock(&dev->lock);
  159. RGMII_DBG(dev, "detach(%d)" NL, input);
  160. /* Disable this input */
  161. out_be32(&p->fer, in_be32(&p->fer) & ~RGMII_FER_MASK(input));
  162. --dev->users;
  163. mutex_unlock(&dev->lock);
  164. }
  165. int rgmii_get_regs_len(struct of_device *ofdev)
  166. {
  167. return sizeof(struct emac_ethtool_regs_subhdr) +
  168. sizeof(struct rgmii_regs);
  169. }
  170. void *rgmii_dump_regs(struct of_device *ofdev, void *buf)
  171. {
  172. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  173. struct emac_ethtool_regs_subhdr *hdr = buf;
  174. struct rgmii_regs *regs = (struct rgmii_regs *)(hdr + 1);
  175. hdr->version = 0;
  176. hdr->index = 0; /* for now, are there chips with more than one
  177. * rgmii ? if yes, then we'll add a cell_index
  178. * like we do for emac
  179. */
  180. memcpy_fromio(regs, dev->base, sizeof(struct rgmii_regs));
  181. return regs + 1;
  182. }
  183. static int __devinit rgmii_probe(struct of_device *ofdev,
  184. const struct of_device_id *match)
  185. {
  186. struct device_node *np = ofdev->node;
  187. struct rgmii_instance *dev;
  188. struct resource regs;
  189. int rc;
  190. rc = -ENOMEM;
  191. dev = kzalloc(sizeof(struct rgmii_instance), GFP_KERNEL);
  192. if (dev == NULL) {
  193. printk(KERN_ERR "%s: could not allocate RGMII device!\n",
  194. np->full_name);
  195. goto err_gone;
  196. }
  197. mutex_init(&dev->lock);
  198. dev->ofdev = ofdev;
  199. rc = -ENXIO;
  200. if (of_address_to_resource(np, 0, &regs)) {
  201. printk(KERN_ERR "%s: Can't get registers address\n",
  202. np->full_name);
  203. goto err_free;
  204. }
  205. rc = -ENOMEM;
  206. dev->base = (struct rgmii_regs __iomem *)ioremap(regs.start,
  207. sizeof(struct rgmii_regs));
  208. if (dev->base == NULL) {
  209. printk(KERN_ERR "%s: Can't map device registers!\n",
  210. np->full_name);
  211. goto err_free;
  212. }
  213. /* Check for RGMII flags */
  214. if (of_get_property(ofdev->node, "has-mdio", NULL))
  215. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  216. /* CAB lacks the right properties, fix this up */
  217. if (of_device_is_compatible(ofdev->node, "ibm,rgmii-axon"))
  218. dev->flags |= EMAC_RGMII_FLAG_HAS_MDIO;
  219. DBG2(dev, " Boot FER = 0x%08x, SSR = 0x%08x\n",
  220. in_be32(&dev->base->fer), in_be32(&dev->base->ssr));
  221. /* Disable all inputs by default */
  222. out_be32(&dev->base->fer, 0);
  223. printk(KERN_INFO
  224. "RGMII %s initialized with%s MDIO support\n",
  225. ofdev->node->full_name,
  226. (dev->flags & EMAC_RGMII_FLAG_HAS_MDIO) ? "" : "out");
  227. wmb();
  228. dev_set_drvdata(&ofdev->dev, dev);
  229. return 0;
  230. err_free:
  231. kfree(dev);
  232. err_gone:
  233. return rc;
  234. }
  235. static int __devexit rgmii_remove(struct of_device *ofdev)
  236. {
  237. struct rgmii_instance *dev = dev_get_drvdata(&ofdev->dev);
  238. dev_set_drvdata(&ofdev->dev, NULL);
  239. WARN_ON(dev->users != 0);
  240. iounmap(dev->base);
  241. kfree(dev);
  242. return 0;
  243. }
  244. static struct of_device_id rgmii_match[] =
  245. {
  246. {
  247. .compatible = "ibm,rgmii",
  248. },
  249. {
  250. .type = "emac-rgmii",
  251. },
  252. {},
  253. };
  254. static struct of_platform_driver rgmii_driver = {
  255. .name = "emac-rgmii",
  256. .match_table = rgmii_match,
  257. .probe = rgmii_probe,
  258. .remove = rgmii_remove,
  259. };
  260. int __init rgmii_init(void)
  261. {
  262. return of_register_platform_driver(&rgmii_driver);
  263. }
  264. void rgmii_exit(void)
  265. {
  266. of_unregister_platform_driver(&rgmii_driver);
  267. }