mac-scc.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486
  1. /*
  2. * Ethernet on Serial Communications Controller (SCC) driver for Motorola MPC8xx and MPC82xx.
  3. *
  4. * Copyright (c) 2003 Intracom S.A.
  5. * by Pantelis Antoniou <panto@intracom.gr>
  6. *
  7. * 2005 (c) MontaVista Software, Inc.
  8. * Vitaly Bordug <vbordug@ru.mvista.com>
  9. *
  10. * This file is licensed under the terms of the GNU General Public License
  11. * version 2. This program is licensed "as is" without any warranty of any
  12. * kind, whether express or implied.
  13. */
  14. #include <linux/module.h>
  15. #include <linux/kernel.h>
  16. #include <linux/types.h>
  17. #include <linux/string.h>
  18. #include <linux/ptrace.h>
  19. #include <linux/errno.h>
  20. #include <linux/ioport.h>
  21. #include <linux/slab.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/netdevice.h>
  26. #include <linux/etherdevice.h>
  27. #include <linux/skbuff.h>
  28. #include <linux/spinlock.h>
  29. #include <linux/mii.h>
  30. #include <linux/ethtool.h>
  31. #include <linux/bitops.h>
  32. #include <linux/fs.h>
  33. #include <linux/platform_device.h>
  34. #include <linux/of_platform.h>
  35. #include <asm/irq.h>
  36. #include <asm/uaccess.h>
  37. #ifdef CONFIG_8xx
  38. #include <asm/8xx_immap.h>
  39. #include <asm/pgtable.h>
  40. #include <asm/mpc8xx.h>
  41. #include <asm/cpm1.h>
  42. #endif
  43. #include "fs_enet.h"
  44. /*************************************************/
  45. #if defined(CONFIG_CPM1)
  46. /* for a 8xx __raw_xxx's are sufficient */
  47. #define __fs_out32(addr, x) __raw_writel(x, addr)
  48. #define __fs_out16(addr, x) __raw_writew(x, addr)
  49. #define __fs_out8(addr, x) __raw_writeb(x, addr)
  50. #define __fs_in32(addr) __raw_readl(addr)
  51. #define __fs_in16(addr) __raw_readw(addr)
  52. #define __fs_in8(addr) __raw_readb(addr)
  53. #else
  54. /* for others play it safe */
  55. #define __fs_out32(addr, x) out_be32(addr, x)
  56. #define __fs_out16(addr, x) out_be16(addr, x)
  57. #define __fs_in32(addr) in_be32(addr)
  58. #define __fs_in16(addr) in_be16(addr)
  59. #define __fs_out8(addr, x) out_8(addr, x)
  60. #define __fs_in8(addr) in_8(addr)
  61. #endif
  62. /* write, read, set bits, clear bits */
  63. #define W32(_p, _m, _v) __fs_out32(&(_p)->_m, (_v))
  64. #define R32(_p, _m) __fs_in32(&(_p)->_m)
  65. #define S32(_p, _m, _v) W32(_p, _m, R32(_p, _m) | (_v))
  66. #define C32(_p, _m, _v) W32(_p, _m, R32(_p, _m) & ~(_v))
  67. #define W16(_p, _m, _v) __fs_out16(&(_p)->_m, (_v))
  68. #define R16(_p, _m) __fs_in16(&(_p)->_m)
  69. #define S16(_p, _m, _v) W16(_p, _m, R16(_p, _m) | (_v))
  70. #define C16(_p, _m, _v) W16(_p, _m, R16(_p, _m) & ~(_v))
  71. #define W8(_p, _m, _v) __fs_out8(&(_p)->_m, (_v))
  72. #define R8(_p, _m) __fs_in8(&(_p)->_m)
  73. #define S8(_p, _m, _v) W8(_p, _m, R8(_p, _m) | (_v))
  74. #define C8(_p, _m, _v) W8(_p, _m, R8(_p, _m) & ~(_v))
  75. #define SCC_MAX_MULTICAST_ADDRS 64
  76. /*
  77. * Delay to wait for SCC reset command to complete (in us)
  78. */
  79. #define SCC_RESET_DELAY 50
  80. static inline int scc_cr_cmd(struct fs_enet_private *fep, u32 op)
  81. {
  82. const struct fs_platform_info *fpi = fep->fpi;
  83. return cpm_command(fpi->cp_command, op);
  84. }
  85. static int do_pd_setup(struct fs_enet_private *fep)
  86. {
  87. struct of_device *ofdev = to_of_device(fep->dev);
  88. fep->interrupt = of_irq_to_resource(ofdev->node, 0, NULL);
  89. if (fep->interrupt == NO_IRQ)
  90. return -EINVAL;
  91. fep->scc.sccp = of_iomap(ofdev->node, 0);
  92. if (!fep->scc.sccp)
  93. return -EINVAL;
  94. fep->scc.ep = of_iomap(ofdev->node, 1);
  95. if (!fep->scc.ep) {
  96. iounmap(fep->scc.sccp);
  97. return -EINVAL;
  98. }
  99. return 0;
  100. }
  101. #define SCC_NAPI_RX_EVENT_MSK (SCCE_ENET_RXF | SCCE_ENET_RXB)
  102. #define SCC_RX_EVENT (SCCE_ENET_RXF)
  103. #define SCC_TX_EVENT (SCCE_ENET_TXB)
  104. #define SCC_ERR_EVENT_MSK (SCCE_ENET_TXE | SCCE_ENET_BSY)
  105. static int setup_data(struct net_device *dev)
  106. {
  107. struct fs_enet_private *fep = netdev_priv(dev);
  108. do_pd_setup(fep);
  109. fep->scc.hthi = 0;
  110. fep->scc.htlo = 0;
  111. fep->ev_napi_rx = SCC_NAPI_RX_EVENT_MSK;
  112. fep->ev_rx = SCC_RX_EVENT;
  113. fep->ev_tx = SCC_TX_EVENT | SCCE_ENET_TXE;
  114. fep->ev_err = SCC_ERR_EVENT_MSK;
  115. return 0;
  116. }
  117. static int allocate_bd(struct net_device *dev)
  118. {
  119. struct fs_enet_private *fep = netdev_priv(dev);
  120. const struct fs_platform_info *fpi = fep->fpi;
  121. fep->ring_mem_addr = cpm_dpalloc((fpi->tx_ring + fpi->rx_ring) *
  122. sizeof(cbd_t), 8);
  123. if (IS_ERR_VALUE(fep->ring_mem_addr))
  124. return -ENOMEM;
  125. fep->ring_base = (void __iomem __force*)
  126. cpm_dpram_addr(fep->ring_mem_addr);
  127. return 0;
  128. }
  129. static void free_bd(struct net_device *dev)
  130. {
  131. struct fs_enet_private *fep = netdev_priv(dev);
  132. if (fep->ring_base)
  133. cpm_dpfree(fep->ring_mem_addr);
  134. }
  135. static void cleanup_data(struct net_device *dev)
  136. {
  137. /* nothing */
  138. }
  139. static void set_promiscuous_mode(struct net_device *dev)
  140. {
  141. struct fs_enet_private *fep = netdev_priv(dev);
  142. scc_t __iomem *sccp = fep->scc.sccp;
  143. S16(sccp, scc_psmr, SCC_PSMR_PRO);
  144. }
  145. static void set_multicast_start(struct net_device *dev)
  146. {
  147. struct fs_enet_private *fep = netdev_priv(dev);
  148. scc_enet_t __iomem *ep = fep->scc.ep;
  149. W16(ep, sen_gaddr1, 0);
  150. W16(ep, sen_gaddr2, 0);
  151. W16(ep, sen_gaddr3, 0);
  152. W16(ep, sen_gaddr4, 0);
  153. }
  154. static void set_multicast_one(struct net_device *dev, const u8 * mac)
  155. {
  156. struct fs_enet_private *fep = netdev_priv(dev);
  157. scc_enet_t __iomem *ep = fep->scc.ep;
  158. u16 taddrh, taddrm, taddrl;
  159. taddrh = ((u16) mac[5] << 8) | mac[4];
  160. taddrm = ((u16) mac[3] << 8) | mac[2];
  161. taddrl = ((u16) mac[1] << 8) | mac[0];
  162. W16(ep, sen_taddrh, taddrh);
  163. W16(ep, sen_taddrm, taddrm);
  164. W16(ep, sen_taddrl, taddrl);
  165. scc_cr_cmd(fep, CPM_CR_SET_GADDR);
  166. }
  167. static void set_multicast_finish(struct net_device *dev)
  168. {
  169. struct fs_enet_private *fep = netdev_priv(dev);
  170. scc_t __iomem *sccp = fep->scc.sccp;
  171. scc_enet_t __iomem *ep = fep->scc.ep;
  172. /* clear promiscuous always */
  173. C16(sccp, scc_psmr, SCC_PSMR_PRO);
  174. /* if all multi or too many multicasts; just enable all */
  175. if ((dev->flags & IFF_ALLMULTI) != 0 ||
  176. dev->mc_count > SCC_MAX_MULTICAST_ADDRS) {
  177. W16(ep, sen_gaddr1, 0xffff);
  178. W16(ep, sen_gaddr2, 0xffff);
  179. W16(ep, sen_gaddr3, 0xffff);
  180. W16(ep, sen_gaddr4, 0xffff);
  181. }
  182. }
  183. static void set_multicast_list(struct net_device *dev)
  184. {
  185. struct dev_mc_list *pmc;
  186. if ((dev->flags & IFF_PROMISC) == 0) {
  187. set_multicast_start(dev);
  188. for (pmc = dev->mc_list; pmc != NULL; pmc = pmc->next)
  189. set_multicast_one(dev, pmc->dmi_addr);
  190. set_multicast_finish(dev);
  191. } else
  192. set_promiscuous_mode(dev);
  193. }
  194. /*
  195. * This function is called to start or restart the FEC during a link
  196. * change. This only happens when switching between half and full
  197. * duplex.
  198. */
  199. static void restart(struct net_device *dev)
  200. {
  201. struct fs_enet_private *fep = netdev_priv(dev);
  202. scc_t __iomem *sccp = fep->scc.sccp;
  203. scc_enet_t __iomem *ep = fep->scc.ep;
  204. const struct fs_platform_info *fpi = fep->fpi;
  205. u16 paddrh, paddrm, paddrl;
  206. const unsigned char *mac;
  207. int i;
  208. C32(sccp, scc_gsmrl, SCC_GSMRL_ENR | SCC_GSMRL_ENT);
  209. /* clear everything (slow & steady does it) */
  210. for (i = 0; i < sizeof(*ep); i++)
  211. __fs_out8((u8 __iomem *)ep + i, 0);
  212. /* point to bds */
  213. W16(ep, sen_genscc.scc_rbase, fep->ring_mem_addr);
  214. W16(ep, sen_genscc.scc_tbase,
  215. fep->ring_mem_addr + sizeof(cbd_t) * fpi->rx_ring);
  216. /* Initialize function code registers for big-endian.
  217. */
  218. #ifndef CONFIG_NOT_COHERENT_CACHE
  219. W8(ep, sen_genscc.scc_rfcr, SCC_EB | SCC_GBL);
  220. W8(ep, sen_genscc.scc_tfcr, SCC_EB | SCC_GBL);
  221. #else
  222. W8(ep, sen_genscc.scc_rfcr, SCC_EB);
  223. W8(ep, sen_genscc.scc_tfcr, SCC_EB);
  224. #endif
  225. /* Set maximum bytes per receive buffer.
  226. * This appears to be an Ethernet frame size, not the buffer
  227. * fragment size. It must be a multiple of four.
  228. */
  229. W16(ep, sen_genscc.scc_mrblr, 0x5f0);
  230. /* Set CRC preset and mask.
  231. */
  232. W32(ep, sen_cpres, 0xffffffff);
  233. W32(ep, sen_cmask, 0xdebb20e3);
  234. W32(ep, sen_crcec, 0); /* CRC Error counter */
  235. W32(ep, sen_alec, 0); /* alignment error counter */
  236. W32(ep, sen_disfc, 0); /* discard frame counter */
  237. W16(ep, sen_pads, 0x8888); /* Tx short frame pad character */
  238. W16(ep, sen_retlim, 15); /* Retry limit threshold */
  239. W16(ep, sen_maxflr, 0x5ee); /* maximum frame length register */
  240. W16(ep, sen_minflr, PKT_MINBUF_SIZE); /* minimum frame length register */
  241. W16(ep, sen_maxd1, 0x000005f0); /* maximum DMA1 length */
  242. W16(ep, sen_maxd2, 0x000005f0); /* maximum DMA2 length */
  243. /* Clear hash tables.
  244. */
  245. W16(ep, sen_gaddr1, 0);
  246. W16(ep, sen_gaddr2, 0);
  247. W16(ep, sen_gaddr3, 0);
  248. W16(ep, sen_gaddr4, 0);
  249. W16(ep, sen_iaddr1, 0);
  250. W16(ep, sen_iaddr2, 0);
  251. W16(ep, sen_iaddr3, 0);
  252. W16(ep, sen_iaddr4, 0);
  253. /* set address
  254. */
  255. mac = dev->dev_addr;
  256. paddrh = ((u16) mac[5] << 8) | mac[4];
  257. paddrm = ((u16) mac[3] << 8) | mac[2];
  258. paddrl = ((u16) mac[1] << 8) | mac[0];
  259. W16(ep, sen_paddrh, paddrh);
  260. W16(ep, sen_paddrm, paddrm);
  261. W16(ep, sen_paddrl, paddrl);
  262. W16(ep, sen_pper, 0);
  263. W16(ep, sen_taddrl, 0);
  264. W16(ep, sen_taddrm, 0);
  265. W16(ep, sen_taddrh, 0);
  266. fs_init_bds(dev);
  267. scc_cr_cmd(fep, CPM_CR_INIT_TRX);
  268. W16(sccp, scc_scce, 0xffff);
  269. /* Enable interrupts we wish to service.
  270. */
  271. W16(sccp, scc_sccm, SCCE_ENET_TXE | SCCE_ENET_RXF | SCCE_ENET_TXB);
  272. /* Set GSMR_H to enable all normal operating modes.
  273. * Set GSMR_L to enable Ethernet to MC68160.
  274. */
  275. W32(sccp, scc_gsmrh, 0);
  276. W32(sccp, scc_gsmrl,
  277. SCC_GSMRL_TCI | SCC_GSMRL_TPL_48 | SCC_GSMRL_TPP_10 |
  278. SCC_GSMRL_MODE_ENET);
  279. /* Set sync/delimiters.
  280. */
  281. W16(sccp, scc_dsr, 0xd555);
  282. /* Set processing mode. Use Ethernet CRC, catch broadcast, and
  283. * start frame search 22 bit times after RENA.
  284. */
  285. W16(sccp, scc_psmr, SCC_PSMR_ENCRC | SCC_PSMR_NIB22);
  286. /* Set full duplex mode if needed */
  287. if (fep->phydev->duplex)
  288. S16(sccp, scc_psmr, SCC_PSMR_LPB | SCC_PSMR_FDE);
  289. S32(sccp, scc_gsmrl, SCC_GSMRL_ENR | SCC_GSMRL_ENT);
  290. }
  291. static void stop(struct net_device *dev)
  292. {
  293. struct fs_enet_private *fep = netdev_priv(dev);
  294. scc_t __iomem *sccp = fep->scc.sccp;
  295. int i;
  296. for (i = 0; (R16(sccp, scc_sccm) == 0) && i < SCC_RESET_DELAY; i++)
  297. udelay(1);
  298. if (i == SCC_RESET_DELAY)
  299. printk(KERN_WARNING DRV_MODULE_NAME
  300. ": %s SCC timeout on graceful transmit stop\n",
  301. dev->name);
  302. W16(sccp, scc_sccm, 0);
  303. C32(sccp, scc_gsmrl, SCC_GSMRL_ENR | SCC_GSMRL_ENT);
  304. fs_cleanup_bds(dev);
  305. }
  306. static void napi_clear_rx_event(struct net_device *dev)
  307. {
  308. struct fs_enet_private *fep = netdev_priv(dev);
  309. scc_t __iomem *sccp = fep->scc.sccp;
  310. W16(sccp, scc_scce, SCC_NAPI_RX_EVENT_MSK);
  311. }
  312. static void napi_enable_rx(struct net_device *dev)
  313. {
  314. struct fs_enet_private *fep = netdev_priv(dev);
  315. scc_t __iomem *sccp = fep->scc.sccp;
  316. S16(sccp, scc_sccm, SCC_NAPI_RX_EVENT_MSK);
  317. }
  318. static void napi_disable_rx(struct net_device *dev)
  319. {
  320. struct fs_enet_private *fep = netdev_priv(dev);
  321. scc_t __iomem *sccp = fep->scc.sccp;
  322. C16(sccp, scc_sccm, SCC_NAPI_RX_EVENT_MSK);
  323. }
  324. static void rx_bd_done(struct net_device *dev)
  325. {
  326. /* nothing */
  327. }
  328. static void tx_kickstart(struct net_device *dev)
  329. {
  330. /* nothing */
  331. }
  332. static u32 get_int_events(struct net_device *dev)
  333. {
  334. struct fs_enet_private *fep = netdev_priv(dev);
  335. scc_t __iomem *sccp = fep->scc.sccp;
  336. return (u32) R16(sccp, scc_scce);
  337. }
  338. static void clear_int_events(struct net_device *dev, u32 int_events)
  339. {
  340. struct fs_enet_private *fep = netdev_priv(dev);
  341. scc_t __iomem *sccp = fep->scc.sccp;
  342. W16(sccp, scc_scce, int_events & 0xffff);
  343. }
  344. static void ev_error(struct net_device *dev, u32 int_events)
  345. {
  346. printk(KERN_WARNING DRV_MODULE_NAME
  347. ": %s SCC ERROR(s) 0x%x\n", dev->name, int_events);
  348. }
  349. static int get_regs(struct net_device *dev, void *p, int *sizep)
  350. {
  351. struct fs_enet_private *fep = netdev_priv(dev);
  352. if (*sizep < sizeof(scc_t) + sizeof(scc_enet_t __iomem *))
  353. return -EINVAL;
  354. memcpy_fromio(p, fep->scc.sccp, sizeof(scc_t));
  355. p = (char *)p + sizeof(scc_t);
  356. memcpy_fromio(p, fep->scc.ep, sizeof(scc_enet_t __iomem *));
  357. return 0;
  358. }
  359. static int get_regs_len(struct net_device *dev)
  360. {
  361. return sizeof(scc_t) + sizeof(scc_enet_t __iomem *);
  362. }
  363. static void tx_restart(struct net_device *dev)
  364. {
  365. struct fs_enet_private *fep = netdev_priv(dev);
  366. scc_cr_cmd(fep, CPM_CR_RESTART_TX);
  367. }
  368. /*************************************************************************/
  369. const struct fs_ops fs_scc_ops = {
  370. .setup_data = setup_data,
  371. .cleanup_data = cleanup_data,
  372. .set_multicast_list = set_multicast_list,
  373. .restart = restart,
  374. .stop = stop,
  375. .napi_clear_rx_event = napi_clear_rx_event,
  376. .napi_enable_rx = napi_enable_rx,
  377. .napi_disable_rx = napi_disable_rx,
  378. .rx_bd_done = rx_bd_done,
  379. .tx_kickstart = tx_kickstart,
  380. .get_int_events = get_int_events,
  381. .clear_int_events = clear_int_events,
  382. .ev_error = ev_error,
  383. .get_regs = get_regs,
  384. .get_regs_len = get_regs_len,
  385. .tx_restart = tx_restart,
  386. .allocate_bd = allocate_bd,
  387. .free_bd = free_bd,
  388. };