pata_at91.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362
  1. /*
  2. * PATA driver for AT91SAM9260 Static Memory Controller
  3. * with CompactFlash interface in True IDE mode
  4. *
  5. * Copyright (C) 2009 Matyukevich Sergey
  6. *
  7. * Based on:
  8. * * generic platform driver by Paul Mundt: drivers/ata/pata_platform.c
  9. * * pata_at32 driver by Kristoffer Nyborg Gregertsen
  10. * * at91_ide driver by Stanislaw Gruszka
  11. *
  12. * This program is free software; you can redistribute it and/or modify it
  13. * under the terms of the GNU General Public License version 2
  14. * as published by the Free Software Foundation.
  15. *
  16. */
  17. #include <linux/kernel.h>
  18. #include <linux/module.h>
  19. #include <linux/init.h>
  20. #include <linux/blkdev.h>
  21. #include <scsi/scsi_host.h>
  22. #include <linux/ata.h>
  23. #include <linux/clk.h>
  24. #include <linux/libata.h>
  25. #include <linux/platform_device.h>
  26. #include <linux/ata_platform.h>
  27. #include <mach/at91sam9260_matrix.h>
  28. #include <mach/at91sam9_smc.h>
  29. #include <mach/at91sam9260.h>
  30. #include <mach/board.h>
  31. #include <mach/gpio.h>
  32. #define DRV_NAME "pata_at91"
  33. #define DRV_VERSION "0.1"
  34. #define CF_IDE_OFFSET 0x00c00000
  35. #define CF_ALT_IDE_OFFSET 0x00e00000
  36. #define CF_IDE_RES_SIZE 0x08
  37. struct at91_ide_info {
  38. unsigned long mode;
  39. unsigned int cs;
  40. void __iomem *ide_addr;
  41. void __iomem *alt_addr;
  42. };
  43. const struct ata_timing initial_timing =
  44. {XFER_PIO_0, 70, 290, 240, 600, 165, 150, 600, 0};
  45. static unsigned int calc_mck_cycles(unsigned int ns, unsigned int mck_hz)
  46. {
  47. unsigned long mul;
  48. /*
  49. * cycles = x [nsec] * f [Hz] / 10^9 [ns in sec] =
  50. * x * (f / 1_000_000_000) =
  51. * x * ((f * 65536) / 1_000_000_000) / 65536 =
  52. * x * (((f / 10_000) * 65536) / 100_000) / 65536 =
  53. */
  54. mul = (mck_hz / 10000) << 16;
  55. mul /= 100000;
  56. return (ns * mul + 65536) >> 16; /* rounding */
  57. }
  58. static void set_smc_mode(struct at91_ide_info *info)
  59. {
  60. at91_sys_write(AT91_SMC_MODE(info->cs), info->mode);
  61. return;
  62. }
  63. static void set_smc_timing(struct device *dev,
  64. struct at91_ide_info *info, const struct ata_timing *ata)
  65. {
  66. int read_cycle, write_cycle, active, recover;
  67. int nrd_setup, nrd_pulse, nrd_recover;
  68. int nwe_setup, nwe_pulse;
  69. int ncs_write_setup, ncs_write_pulse;
  70. int ncs_read_setup, ncs_read_pulse;
  71. unsigned int mck_hz;
  72. struct clk *mck;
  73. read_cycle = ata->cyc8b;
  74. nrd_setup = ata->setup;
  75. nrd_pulse = ata->act8b;
  76. nrd_recover = ata->rec8b;
  77. mck = clk_get(NULL, "mck");
  78. BUG_ON(IS_ERR(mck));
  79. mck_hz = clk_get_rate(mck);
  80. read_cycle = calc_mck_cycles(read_cycle, mck_hz);
  81. nrd_setup = calc_mck_cycles(nrd_setup, mck_hz);
  82. nrd_pulse = calc_mck_cycles(nrd_pulse, mck_hz);
  83. nrd_recover = calc_mck_cycles(nrd_recover, mck_hz);
  84. clk_put(mck);
  85. active = nrd_setup + nrd_pulse;
  86. recover = read_cycle - active;
  87. /* Need at least two cycles recovery */
  88. if (recover < 2)
  89. read_cycle = active + 2;
  90. /* (CS0, CS1, DIR, OE) <= (CFCE1, CFCE2, CFRNW, NCSX) timings */
  91. ncs_read_setup = 1;
  92. ncs_read_pulse = read_cycle - 2;
  93. /* Write timings same as read timings */
  94. write_cycle = read_cycle;
  95. nwe_setup = nrd_setup;
  96. nwe_pulse = nrd_pulse;
  97. ncs_write_setup = ncs_read_setup;
  98. ncs_write_pulse = ncs_read_pulse;
  99. dev_dbg(dev, "ATA timings: nrd_setup = %d nrd_pulse = %d nrd_cycle = %d\n",
  100. nrd_setup, nrd_pulse, read_cycle);
  101. dev_dbg(dev, "ATA timings: nwe_setup = %d nwe_pulse = %d nwe_cycle = %d\n",
  102. nwe_setup, nwe_pulse, write_cycle);
  103. dev_dbg(dev, "ATA timings: ncs_read_setup = %d ncs_read_pulse = %d\n",
  104. ncs_read_setup, ncs_read_pulse);
  105. dev_dbg(dev, "ATA timings: ncs_write_setup = %d ncs_write_pulse = %d\n",
  106. ncs_write_setup, ncs_write_pulse);
  107. at91_sys_write(AT91_SMC_SETUP(info->cs),
  108. AT91_SMC_NWESETUP_(nwe_setup) |
  109. AT91_SMC_NRDSETUP_(nrd_setup) |
  110. AT91_SMC_NCS_WRSETUP_(ncs_write_setup) |
  111. AT91_SMC_NCS_RDSETUP_(ncs_read_setup));
  112. at91_sys_write(AT91_SMC_PULSE(info->cs),
  113. AT91_SMC_NWEPULSE_(nwe_pulse) |
  114. AT91_SMC_NRDPULSE_(nrd_pulse) |
  115. AT91_SMC_NCS_WRPULSE_(ncs_write_pulse) |
  116. AT91_SMC_NCS_RDPULSE_(ncs_read_pulse));
  117. at91_sys_write(AT91_SMC_CYCLE(info->cs),
  118. AT91_SMC_NWECYCLE_(write_cycle) |
  119. AT91_SMC_NRDCYCLE_(read_cycle));
  120. return;
  121. }
  122. static void pata_at91_set_piomode(struct ata_port *ap, struct ata_device *adev)
  123. {
  124. struct at91_ide_info *info = ap->host->private_data;
  125. struct ata_timing timing;
  126. int ret;
  127. /* Compute ATA timing and set it to SMC */
  128. ret = ata_timing_compute(adev, adev->pio_mode, &timing, 1000, 0);
  129. if (ret) {
  130. dev_warn(ap->dev, "Failed to compute ATA timing %d, \
  131. set PIO_0 timing\n", ret);
  132. set_smc_timing(ap->dev, info, &initial_timing);
  133. } else {
  134. set_smc_timing(ap->dev, info, &timing);
  135. }
  136. /* Setup SMC mode */
  137. set_smc_mode(info);
  138. return;
  139. }
  140. static unsigned int pata_at91_data_xfer_noirq(struct ata_device *dev,
  141. unsigned char *buf, unsigned int buflen, int rw)
  142. {
  143. struct at91_ide_info *info = dev->link->ap->host->private_data;
  144. unsigned int consumed;
  145. unsigned long flags;
  146. unsigned int mode;
  147. local_irq_save(flags);
  148. mode = at91_sys_read(AT91_SMC_MODE(info->cs));
  149. /* set 16bit mode before writing data */
  150. at91_sys_write(AT91_SMC_MODE(info->cs),
  151. (mode & ~AT91_SMC_DBW) | AT91_SMC_DBW_16);
  152. consumed = ata_sff_data_xfer(dev, buf, buflen, rw);
  153. /* restore 8bit mode after data is written */
  154. at91_sys_write(AT91_SMC_MODE(info->cs),
  155. (mode & ~AT91_SMC_DBW) | AT91_SMC_DBW_8);
  156. local_irq_restore(flags);
  157. return consumed;
  158. }
  159. static struct scsi_host_template pata_at91_sht = {
  160. ATA_PIO_SHT(DRV_NAME),
  161. };
  162. static struct ata_port_operations pata_at91_port_ops = {
  163. .inherits = &ata_sff_port_ops,
  164. .sff_data_xfer = pata_at91_data_xfer_noirq,
  165. .set_piomode = pata_at91_set_piomode,
  166. .cable_detect = ata_cable_40wire,
  167. .port_start = ATA_OP_NULL,
  168. };
  169. static int __devinit pata_at91_probe(struct platform_device *pdev)
  170. {
  171. struct at91_cf_data *board = pdev->dev.platform_data;
  172. struct device *dev = &pdev->dev;
  173. struct at91_ide_info *info;
  174. struct resource *mem_res;
  175. struct ata_host *host;
  176. struct ata_port *ap;
  177. int irq_flags = 0;
  178. int irq = 0;
  179. int ret;
  180. /* get platform resources: IO/CTL memories and irq/rst pins */
  181. if (pdev->num_resources != 1) {
  182. dev_err(&pdev->dev, "invalid number of resources\n");
  183. return -EINVAL;
  184. }
  185. mem_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  186. if (!mem_res) {
  187. dev_err(dev, "failed to get mem resource\n");
  188. return -EINVAL;
  189. }
  190. irq = board->irq_pin;
  191. /* init ata host */
  192. host = ata_host_alloc(dev, 1);
  193. if (!host)
  194. return -ENOMEM;
  195. ap = host->ports[0];
  196. ap->ops = &pata_at91_port_ops;
  197. ap->flags |= ATA_FLAG_SLAVE_POSS;
  198. ap->pio_mask = ATA_PIO4;
  199. if (!irq) {
  200. ap->flags |= ATA_FLAG_PIO_POLLING;
  201. ata_port_desc(ap, "no IRQ, using PIO polling");
  202. }
  203. info = kzalloc(sizeof(*info), GFP_KERNEL);
  204. if (!info) {
  205. dev_err(dev, "failed to allocate memory for private data\n");
  206. return -ENOMEM;
  207. }
  208. info->cs = board->chipselect;
  209. info->mode = AT91_SMC_READMODE | AT91_SMC_WRITEMODE |
  210. AT91_SMC_EXNWMODE_READY | AT91_SMC_BAT_SELECT |
  211. AT91_SMC_DBW_8 | AT91_SMC_TDF_(0);
  212. info->ide_addr = devm_ioremap(dev,
  213. mem_res->start + CF_IDE_OFFSET, CF_IDE_RES_SIZE);
  214. if (!info->ide_addr) {
  215. dev_err(dev, "failed to map IO base\n");
  216. ret = -ENOMEM;
  217. goto err_ide_ioremap;
  218. }
  219. info->alt_addr = devm_ioremap(dev,
  220. mem_res->start + CF_ALT_IDE_OFFSET, CF_IDE_RES_SIZE);
  221. if (!info->alt_addr) {
  222. dev_err(dev, "failed to map CTL base\n");
  223. ret = -ENOMEM;
  224. goto err_alt_ioremap;
  225. }
  226. ap->ioaddr.cmd_addr = info->ide_addr;
  227. ap->ioaddr.ctl_addr = info->alt_addr + 0x06;
  228. ap->ioaddr.altstatus_addr = ap->ioaddr.ctl_addr;
  229. ata_sff_std_ports(&ap->ioaddr);
  230. ata_port_desc(ap, "mmio cmd 0x%llx ctl 0x%llx",
  231. (unsigned long long)mem_res->start + CF_IDE_OFFSET,
  232. (unsigned long long)mem_res->start + CF_ALT_IDE_OFFSET);
  233. host->private_data = info;
  234. return ata_host_activate(host, irq ? gpio_to_irq(irq) : 0,
  235. irq ? ata_sff_interrupt : NULL,
  236. irq_flags, &pata_at91_sht);
  237. err_alt_ioremap:
  238. devm_iounmap(dev, info->ide_addr);
  239. err_ide_ioremap:
  240. kfree(info);
  241. return ret;
  242. }
  243. static int __devexit pata_at91_remove(struct platform_device *pdev)
  244. {
  245. struct ata_host *host = dev_get_drvdata(&pdev->dev);
  246. struct at91_ide_info *info;
  247. struct device *dev = &pdev->dev;
  248. if (!host)
  249. return 0;
  250. info = host->private_data;
  251. ata_host_detach(host);
  252. if (!info)
  253. return 0;
  254. devm_iounmap(dev, info->ide_addr);
  255. devm_iounmap(dev, info->alt_addr);
  256. kfree(info);
  257. return 0;
  258. }
  259. static struct platform_driver pata_at91_driver = {
  260. .probe = pata_at91_probe,
  261. .remove = __devexit_p(pata_at91_remove),
  262. .driver = {
  263. .name = DRV_NAME,
  264. .owner = THIS_MODULE,
  265. },
  266. };
  267. static int __init pata_at91_init(void)
  268. {
  269. return platform_driver_register(&pata_at91_driver);
  270. }
  271. static void __exit pata_at91_exit(void)
  272. {
  273. platform_driver_unregister(&pata_at91_driver);
  274. }
  275. module_init(pata_at91_init);
  276. module_exit(pata_at91_exit);
  277. MODULE_LICENSE("GPL");
  278. MODULE_DESCRIPTION("Driver for CF in True IDE mode on AT91SAM9260 SoC");
  279. MODULE_AUTHOR("Matyukevich Sergey");
  280. MODULE_VERSION(DRV_VERSION);