mpic_u3msi.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. /*
  2. * Copyright 2006, Segher Boessenkool, IBM Corporation.
  3. * Copyright 2006-2007, Michael Ellerman, IBM Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; version 2 of the
  8. * License.
  9. *
  10. */
  11. #include <linux/irq.h>
  12. #include <linux/bootmem.h>
  13. #include <linux/msi.h>
  14. #include <asm/mpic.h>
  15. #include <asm/prom.h>
  16. #include <asm/hw_irq.h>
  17. #include <asm/ppc-pci.h>
  18. #include <asm/msi_bitmap.h>
  19. #include "mpic.h"
  20. /* A bit ugly, can we get this from the pci_dev somehow? */
  21. static struct mpic *msi_mpic;
  22. static void mpic_u3msi_mask_irq(unsigned int irq)
  23. {
  24. mask_msi_irq(irq);
  25. mpic_mask_irq(irq);
  26. }
  27. static void mpic_u3msi_unmask_irq(unsigned int irq)
  28. {
  29. mpic_unmask_irq(irq);
  30. unmask_msi_irq(irq);
  31. }
  32. static struct irq_chip mpic_u3msi_chip = {
  33. .shutdown = mpic_u3msi_mask_irq,
  34. .mask = mpic_u3msi_mask_irq,
  35. .unmask = mpic_u3msi_unmask_irq,
  36. .eoi = mpic_end_irq,
  37. .set_type = mpic_set_irq_type,
  38. .set_affinity = mpic_set_affinity,
  39. .typename = "MPIC-U3MSI",
  40. };
  41. static u64 read_ht_magic_addr(struct pci_dev *pdev, unsigned int pos)
  42. {
  43. u8 flags;
  44. u32 tmp;
  45. u64 addr;
  46. pci_read_config_byte(pdev, pos + HT_MSI_FLAGS, &flags);
  47. if (flags & HT_MSI_FLAGS_FIXED)
  48. return HT_MSI_FIXED_ADDR;
  49. pci_read_config_dword(pdev, pos + HT_MSI_ADDR_LO, &tmp);
  50. addr = tmp & HT_MSI_ADDR_LO_MASK;
  51. pci_read_config_dword(pdev, pos + HT_MSI_ADDR_HI, &tmp);
  52. addr = addr | ((u64)tmp << 32);
  53. return addr;
  54. }
  55. static u64 find_ht_magic_addr(struct pci_dev *pdev)
  56. {
  57. struct pci_bus *bus;
  58. unsigned int pos;
  59. for (bus = pdev->bus; bus; bus = bus->parent) {
  60. pos = pci_find_ht_capability(bus->self, HT_CAPTYPE_MSI_MAPPING);
  61. if (pos)
  62. return read_ht_magic_addr(bus->self, pos);
  63. }
  64. return 0;
  65. }
  66. static int u3msi_msi_check_device(struct pci_dev *pdev, int nvec, int type)
  67. {
  68. if (type == PCI_CAP_ID_MSIX)
  69. pr_debug("u3msi: MSI-X untested, trying anyway.\n");
  70. /* If we can't find a magic address then MSI ain't gonna work */
  71. if (find_ht_magic_addr(pdev) == 0) {
  72. pr_debug("u3msi: no magic address found for %s\n",
  73. pci_name(pdev));
  74. return -ENXIO;
  75. }
  76. return 0;
  77. }
  78. static void u3msi_teardown_msi_irqs(struct pci_dev *pdev)
  79. {
  80. struct msi_desc *entry;
  81. list_for_each_entry(entry, &pdev->msi_list, list) {
  82. if (entry->irq == NO_IRQ)
  83. continue;
  84. set_irq_msi(entry->irq, NULL);
  85. msi_bitmap_free_hwirqs(&msi_mpic->msi_bitmap,
  86. virq_to_hw(entry->irq), 1);
  87. irq_dispose_mapping(entry->irq);
  88. }
  89. return;
  90. }
  91. static int u3msi_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
  92. {
  93. unsigned int virq;
  94. struct msi_desc *entry;
  95. struct msi_msg msg;
  96. u64 addr;
  97. int hwirq;
  98. addr = find_ht_magic_addr(pdev);
  99. msg.address_lo = addr & 0xFFFFFFFF;
  100. msg.address_hi = addr >> 32;
  101. list_for_each_entry(entry, &pdev->msi_list, list) {
  102. hwirq = msi_bitmap_alloc_hwirqs(&msi_mpic->msi_bitmap, 1);
  103. if (hwirq < 0) {
  104. pr_debug("u3msi: failed allocating hwirq\n");
  105. return hwirq;
  106. }
  107. virq = irq_create_mapping(msi_mpic->irqhost, hwirq);
  108. if (virq == NO_IRQ) {
  109. pr_debug("u3msi: failed mapping hwirq 0x%x\n", hwirq);
  110. msi_bitmap_free_hwirqs(&msi_mpic->msi_bitmap, hwirq, 1);
  111. return -ENOSPC;
  112. }
  113. set_irq_msi(virq, entry);
  114. set_irq_chip(virq, &mpic_u3msi_chip);
  115. set_irq_type(virq, IRQ_TYPE_EDGE_RISING);
  116. pr_debug("u3msi: allocated virq 0x%x (hw 0x%x) addr 0x%lx\n",
  117. virq, hwirq, (unsigned long)addr);
  118. msg.data = hwirq;
  119. write_msi_msg(virq, &msg);
  120. hwirq++;
  121. }
  122. return 0;
  123. }
  124. int mpic_u3msi_init(struct mpic *mpic)
  125. {
  126. int rc;
  127. rc = mpic_msi_init_allocator(mpic);
  128. if (rc) {
  129. pr_debug("u3msi: Error allocating bitmap!\n");
  130. return rc;
  131. }
  132. pr_debug("u3msi: Registering MPIC U3 MSI callbacks.\n");
  133. BUG_ON(msi_mpic);
  134. msi_mpic = mpic;
  135. WARN_ON(ppc_md.setup_msi_irqs);
  136. ppc_md.setup_msi_irqs = u3msi_setup_msi_irqs;
  137. ppc_md.teardown_msi_irqs = u3msi_teardown_msi_irqs;
  138. ppc_md.msi_check_device = u3msi_msi_check_device;
  139. return 0;
  140. }