irqchip.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173
  1. /*
  2. * File: arch/blackfin/kernel/irqchip.c
  3. * Based on:
  4. * Author:
  5. *
  6. * Created:
  7. * Description: This file contains the simple DMA Implementation for Blackfin
  8. *
  9. * Modified:
  10. * Copyright 2004-2006 Analog Devices Inc.
  11. *
  12. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2 of the License, or
  17. * (at your option) any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, see the file COPYING, or write
  26. * to the Free Software Foundation, Inc.,
  27. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  28. */
  29. #include <linux/kernel_stat.h>
  30. #include <linux/module.h>
  31. #include <linux/random.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/kallsyms.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/irq.h>
  36. #include <asm/trace.h>
  37. #include <asm/pda.h>
  38. static atomic_t irq_err_count;
  39. void ack_bad_irq(unsigned int irq)
  40. {
  41. atomic_inc(&irq_err_count);
  42. printk(KERN_ERR "IRQ: spurious interrupt %d\n", irq);
  43. }
  44. static struct irq_desc bad_irq_desc = {
  45. .handle_irq = handle_bad_irq,
  46. .lock = __SPIN_LOCK_UNLOCKED(irq_desc->lock),
  47. };
  48. #ifdef CONFIG_CPUMASK_OFFSTACK
  49. /* We are not allocating a variable-sized bad_irq_desc.affinity */
  50. #error "Blackfin architecture does not support CONFIG_CPUMASK_OFFSTACK."
  51. #endif
  52. #ifdef CONFIG_PROC_FS
  53. int show_interrupts(struct seq_file *p, void *v)
  54. {
  55. int i = *(loff_t *) v, j;
  56. struct irqaction *action;
  57. unsigned long flags;
  58. if (i < NR_IRQS) {
  59. spin_lock_irqsave(&irq_desc[i].lock, flags);
  60. action = irq_desc[i].action;
  61. if (!action)
  62. goto skip;
  63. seq_printf(p, "%3d: ", i);
  64. for_each_online_cpu(j)
  65. seq_printf(p, "%10u ", kstat_irqs_cpu(i, j));
  66. seq_printf(p, " %8s", irq_desc[i].chip->name);
  67. seq_printf(p, " %s", action->name);
  68. for (action = action->next; action; action = action->next)
  69. seq_printf(p, " %s", action->name);
  70. seq_putc(p, '\n');
  71. skip:
  72. spin_unlock_irqrestore(&irq_desc[i].lock, flags);
  73. } else if (i == NR_IRQS) {
  74. seq_printf(p, "NMI: ");
  75. for_each_online_cpu(j)
  76. seq_printf(p, "%10u ", cpu_pda[j].__nmi_count);
  77. seq_printf(p, " CORE Non Maskable Interrupt\n");
  78. seq_printf(p, "Err: %10u\n", atomic_read(&irq_err_count));
  79. }
  80. return 0;
  81. }
  82. #endif
  83. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  84. static void check_stack_overflow(int irq)
  85. {
  86. /* Debugging check for stack overflow: is there less than STACK_WARN free? */
  87. long sp = __get_SP() & (THREAD_SIZE - 1);
  88. if (unlikely(sp < (sizeof(struct thread_info) + STACK_WARN))) {
  89. dump_stack();
  90. pr_emerg("irq%i: possible stack overflow only %ld bytes free\n",
  91. irq, sp - sizeof(struct thread_info));
  92. }
  93. }
  94. #else
  95. static inline void check_stack_overflow(int irq) { }
  96. #endif
  97. #ifndef CONFIG_IPIPE
  98. static void maybe_lower_to_irq14(void)
  99. {
  100. unsigned short pending, other_ints;
  101. /*
  102. * If we're the only interrupt running (ignoring IRQ15 which
  103. * is for syscalls), lower our priority to IRQ14 so that
  104. * softirqs run at that level. If there's another,
  105. * lower-level interrupt, irq_exit will defer softirqs to
  106. * that. If the interrupt pipeline is enabled, we are already
  107. * running at IRQ14 priority, so we don't need this code.
  108. */
  109. CSYNC();
  110. pending = bfin_read_IPEND() & ~0x8000;
  111. other_ints = pending & (pending - 1);
  112. if (other_ints == 0)
  113. lower_to_irq14();
  114. }
  115. #else
  116. static inline void maybe_lower_to_irq14(void) { }
  117. #endif
  118. /*
  119. * do_IRQ handles all hardware IRQs. Decoded IRQs should not
  120. * come via this function. Instead, they should provide their
  121. * own 'handler'
  122. */
  123. #ifdef CONFIG_DO_IRQ_L1
  124. __attribute__((l1_text))
  125. #endif
  126. asmlinkage void asm_do_IRQ(unsigned int irq, struct pt_regs *regs)
  127. {
  128. struct pt_regs *old_regs = set_irq_regs(regs);
  129. irq_enter();
  130. check_stack_overflow(irq);
  131. /*
  132. * Some hardware gives randomly wrong interrupts. Rather
  133. * than crashing, do something sensible.
  134. */
  135. if (irq >= NR_IRQS)
  136. handle_bad_irq(irq, &bad_irq_desc);
  137. else
  138. generic_handle_irq(irq);
  139. maybe_lower_to_irq14();
  140. irq_exit();
  141. set_irq_regs(old_regs);
  142. }
  143. void __init init_IRQ(void)
  144. {
  145. init_arch_irq();
  146. #ifdef CONFIG_DEBUG_BFIN_HWTRACE_EXPAND
  147. /* Now that evt_ivhw is set up, turn this on */
  148. trace_buff_offset = 0;
  149. bfin_write_TBUFCTL(BFIN_TRACE_ON);
  150. printk(KERN_INFO "Hardware Trace expanded to %ik\n",
  151. 1 << CONFIG_DEBUG_BFIN_HWTRACE_EXPAND_LEN);
  152. #endif
  153. }