mpc8540_ads.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /*
  2. * arch/ppc/platforms/85xx/mpc8540_ads.h
  3. *
  4. * MPC8540ADS board definitions
  5. *
  6. * Maintainer: Kumar Gala <kumar.gala@freescale.com>
  7. *
  8. * Copyright 2004 Freescale Semiconductor Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. */
  16. #ifndef __MACH_MPC8540ADS_H__
  17. #define __MACH_MPC8540ADS_H__
  18. #include <linux/config.h>
  19. #include <linux/initrd.h>
  20. #define BOARD_CCSRBAR ((uint)0xe0000000)
  21. #define BCSR_ADDR ((uint)0xf8000000)
  22. #define BCSR_SIZE ((uint)(32 * 1024))
  23. /* PCI interrupt controller */
  24. #define PIRQA MPC85xx_IRQ_EXT1
  25. #define PIRQB MPC85xx_IRQ_EXT2
  26. #define PIRQC MPC85xx_IRQ_EXT3
  27. #define PIRQD MPC85xx_IRQ_EXT4
  28. #define MPC85XX_PCI1_LOWER_IO 0x00000000
  29. #define MPC85XX_PCI1_UPPER_IO 0x00ffffff
  30. #define MPC85XX_PCI1_LOWER_MEM 0x80000000
  31. #define MPC85XX_PCI1_UPPER_MEM 0x9fffffff
  32. #define MPC85XX_PCI1_IO_BASE 0xe2000000
  33. #define MPC85XX_PCI1_MEM_OFFSET 0x00000000
  34. #define MPC85XX_PCI1_IO_SIZE 0x01000000
  35. /* PCI config */
  36. #define PCI1_CFG_ADDR_OFFSET (0x8000)
  37. #define PCI1_CFG_DATA_OFFSET (0x8004)
  38. #define PCI2_CFG_ADDR_OFFSET (0x9000)
  39. #define PCI2_CFG_DATA_OFFSET (0x9004)
  40. /* Additional register for PCI-X configuration */
  41. #define PCIX_NEXT_CAP 0x60
  42. #define PCIX_CAP_ID 0x61
  43. #define PCIX_COMMAND 0x62
  44. #define PCIX_STATUS 0x64
  45. /* Offset of CPM register space */
  46. #define CPM_MAP_ADDR (CCSRBAR + MPC85xx_CPM_OFFSET)
  47. #endif /* __MACH_MPC8540ADS_H__ */