adc.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540
  1. /* arch/arm/plat-samsung/adc.c
  2. *
  3. * Copyright (c) 2008 Simtec Electronics
  4. * http://armlinux.simtec.co.uk/
  5. * Ben Dooks <ben@simtec.co.uk>, <ben-linux@fluff.org>
  6. *
  7. * Samsung ADC device core
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/kernel.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/sched.h>
  17. #include <linux/list.h>
  18. #include <linux/slab.h>
  19. #include <linux/err.h>
  20. #include <linux/clk.h>
  21. #include <linux/interrupt.h>
  22. #include <linux/io.h>
  23. #include <linux/regulator/consumer.h>
  24. #include <plat/regs-adc.h>
  25. #include <plat/adc.h>
  26. /* This driver is designed to control the usage of the ADC block between
  27. * the touchscreen and any other drivers that may need to use it, such as
  28. * the hwmon driver.
  29. *
  30. * Priority will be given to the touchscreen driver, but as this itself is
  31. * rate limited it should not starve other requests which are processed in
  32. * order that they are received.
  33. *
  34. * Each user registers to get a client block which uniquely identifies it
  35. * and stores information such as the necessary functions to callback when
  36. * action is required.
  37. */
  38. enum s3c_cpu_type {
  39. TYPE_ADCV1, /* S3C24XX */
  40. TYPE_ADCV11, /* S3C2443 */
  41. TYPE_ADCV2, /* S3C64XX, S5P64X0, S5PC100 */
  42. TYPE_ADCV3, /* S5PV210, S5PC110, EXYNOS4210 */
  43. };
  44. struct s3c_adc_client {
  45. struct platform_device *pdev;
  46. struct list_head pend;
  47. wait_queue_head_t *wait;
  48. unsigned int nr_samples;
  49. int result;
  50. unsigned char is_ts;
  51. unsigned char channel;
  52. void (*select_cb)(struct s3c_adc_client *c, unsigned selected);
  53. void (*convert_cb)(struct s3c_adc_client *c,
  54. unsigned val1, unsigned val2,
  55. unsigned *samples_left);
  56. };
  57. struct adc_device {
  58. struct platform_device *pdev;
  59. struct platform_device *owner;
  60. struct clk *clk;
  61. struct s3c_adc_client *cur;
  62. struct s3c_adc_client *ts_pend;
  63. void __iomem *regs;
  64. spinlock_t lock;
  65. unsigned int prescale;
  66. int irq;
  67. struct regulator *vdd;
  68. };
  69. static struct adc_device *adc_dev;
  70. static LIST_HEAD(adc_pending); /* protected by adc_device.lock */
  71. #define adc_dbg(_adc, msg...) dev_dbg(&(_adc)->pdev->dev, msg)
  72. static inline void s3c_adc_convert(struct adc_device *adc)
  73. {
  74. unsigned con = readl(adc->regs + S3C2410_ADCCON);
  75. con |= S3C2410_ADCCON_ENABLE_START;
  76. writel(con, adc->regs + S3C2410_ADCCON);
  77. }
  78. static inline void s3c_adc_select(struct adc_device *adc,
  79. struct s3c_adc_client *client)
  80. {
  81. unsigned con = readl(adc->regs + S3C2410_ADCCON);
  82. enum s3c_cpu_type cpu = platform_get_device_id(adc->pdev)->driver_data;
  83. client->select_cb(client, 1);
  84. if (cpu == TYPE_ADCV1 || cpu == TYPE_ADCV2)
  85. con &= ~S3C2410_ADCCON_MUXMASK;
  86. con &= ~S3C2410_ADCCON_STDBM;
  87. con &= ~S3C2410_ADCCON_STARTMASK;
  88. if (!client->is_ts) {
  89. if (cpu == TYPE_ADCV3)
  90. writel(client->channel & 0xf, adc->regs + S5P_ADCMUX);
  91. else if (cpu == TYPE_ADCV11)
  92. writel(client->channel & 0xf,
  93. adc->regs + S3C2443_ADCMUX);
  94. else
  95. con |= S3C2410_ADCCON_SELMUX(client->channel);
  96. }
  97. writel(con, adc->regs + S3C2410_ADCCON);
  98. }
  99. static void s3c_adc_dbgshow(struct adc_device *adc)
  100. {
  101. adc_dbg(adc, "CON=%08x, TSC=%08x, DLY=%08x\n",
  102. readl(adc->regs + S3C2410_ADCCON),
  103. readl(adc->regs + S3C2410_ADCTSC),
  104. readl(adc->regs + S3C2410_ADCDLY));
  105. }
  106. static void s3c_adc_try(struct adc_device *adc)
  107. {
  108. struct s3c_adc_client *next = adc->ts_pend;
  109. if (!next && !list_empty(&adc_pending)) {
  110. next = list_first_entry(&adc_pending,
  111. struct s3c_adc_client, pend);
  112. list_del(&next->pend);
  113. } else
  114. adc->ts_pend = NULL;
  115. if (next) {
  116. adc_dbg(adc, "new client is %p\n", next);
  117. adc->cur = next;
  118. s3c_adc_select(adc, next);
  119. s3c_adc_convert(adc);
  120. s3c_adc_dbgshow(adc);
  121. }
  122. }
  123. int s3c_adc_start(struct s3c_adc_client *client,
  124. unsigned int channel, unsigned int nr_samples)
  125. {
  126. struct adc_device *adc = adc_dev;
  127. unsigned long flags;
  128. if (!adc) {
  129. printk(KERN_ERR "%s: failed to find adc\n", __func__);
  130. return -EINVAL;
  131. }
  132. if (client->is_ts && adc->ts_pend)
  133. return -EAGAIN;
  134. spin_lock_irqsave(&adc->lock, flags);
  135. client->channel = channel;
  136. client->nr_samples = nr_samples;
  137. if (client->is_ts)
  138. adc->ts_pend = client;
  139. else
  140. list_add_tail(&client->pend, &adc_pending);
  141. if (!adc->cur)
  142. s3c_adc_try(adc);
  143. spin_unlock_irqrestore(&adc->lock, flags);
  144. return 0;
  145. }
  146. EXPORT_SYMBOL_GPL(s3c_adc_start);
  147. static void s3c_convert_done(struct s3c_adc_client *client,
  148. unsigned v, unsigned u, unsigned *left)
  149. {
  150. client->result = v;
  151. wake_up(client->wait);
  152. }
  153. int s3c_adc_read(struct s3c_adc_client *client, unsigned int ch)
  154. {
  155. DECLARE_WAIT_QUEUE_HEAD_ONSTACK(wake);
  156. int ret;
  157. client->convert_cb = s3c_convert_done;
  158. client->wait = &wake;
  159. client->result = -1;
  160. ret = s3c_adc_start(client, ch, 1);
  161. if (ret < 0)
  162. goto err;
  163. ret = wait_event_timeout(wake, client->result >= 0, HZ / 2);
  164. if (client->result < 0) {
  165. ret = -ETIMEDOUT;
  166. goto err;
  167. }
  168. client->convert_cb = NULL;
  169. return client->result;
  170. err:
  171. return ret;
  172. }
  173. EXPORT_SYMBOL_GPL(s3c_adc_read);
  174. static void s3c_adc_default_select(struct s3c_adc_client *client,
  175. unsigned select)
  176. {
  177. }
  178. struct s3c_adc_client *s3c_adc_register(struct platform_device *pdev,
  179. void (*select)(struct s3c_adc_client *client,
  180. unsigned int selected),
  181. void (*conv)(struct s3c_adc_client *client,
  182. unsigned d0, unsigned d1,
  183. unsigned *samples_left),
  184. unsigned int is_ts)
  185. {
  186. struct s3c_adc_client *client;
  187. WARN_ON(!pdev);
  188. if (!select)
  189. select = s3c_adc_default_select;
  190. if (!pdev)
  191. return ERR_PTR(-EINVAL);
  192. client = kzalloc(sizeof(struct s3c_adc_client), GFP_KERNEL);
  193. if (!client) {
  194. dev_err(&pdev->dev, "no memory for adc client\n");
  195. return ERR_PTR(-ENOMEM);
  196. }
  197. client->pdev = pdev;
  198. client->is_ts = is_ts;
  199. client->select_cb = select;
  200. client->convert_cb = conv;
  201. return client;
  202. }
  203. EXPORT_SYMBOL_GPL(s3c_adc_register);
  204. void s3c_adc_release(struct s3c_adc_client *client)
  205. {
  206. unsigned long flags;
  207. spin_lock_irqsave(&adc_dev->lock, flags);
  208. /* We should really check that nothing is in progress. */
  209. if (adc_dev->cur == client)
  210. adc_dev->cur = NULL;
  211. if (adc_dev->ts_pend == client)
  212. adc_dev->ts_pend = NULL;
  213. else {
  214. struct list_head *p, *n;
  215. struct s3c_adc_client *tmp;
  216. list_for_each_safe(p, n, &adc_pending) {
  217. tmp = list_entry(p, struct s3c_adc_client, pend);
  218. if (tmp == client)
  219. list_del(&tmp->pend);
  220. }
  221. }
  222. if (adc_dev->cur == NULL)
  223. s3c_adc_try(adc_dev);
  224. spin_unlock_irqrestore(&adc_dev->lock, flags);
  225. kfree(client);
  226. }
  227. EXPORT_SYMBOL_GPL(s3c_adc_release);
  228. static irqreturn_t s3c_adc_irq(int irq, void *pw)
  229. {
  230. struct adc_device *adc = pw;
  231. struct s3c_adc_client *client = adc->cur;
  232. enum s3c_cpu_type cpu = platform_get_device_id(adc->pdev)->driver_data;
  233. unsigned data0, data1;
  234. if (!client) {
  235. dev_warn(&adc->pdev->dev, "%s: no adc pending\n", __func__);
  236. goto exit;
  237. }
  238. data0 = readl(adc->regs + S3C2410_ADCDAT0);
  239. data1 = readl(adc->regs + S3C2410_ADCDAT1);
  240. adc_dbg(adc, "read %d: 0x%04x, 0x%04x\n", client->nr_samples, data0, data1);
  241. client->nr_samples--;
  242. if (cpu == TYPE_ADCV1 || cpu == TYPE_ADCV11) {
  243. data0 &= 0x3ff;
  244. data1 &= 0x3ff;
  245. } else {
  246. /* S3C64XX/S5P ADC resolution is 12-bit */
  247. data0 &= 0xfff;
  248. data1 &= 0xfff;
  249. }
  250. if (client->convert_cb)
  251. (client->convert_cb)(client, data0, data1, &client->nr_samples);
  252. if (client->nr_samples > 0) {
  253. /* fire another conversion for this */
  254. client->select_cb(client, 1);
  255. s3c_adc_convert(adc);
  256. } else {
  257. spin_lock(&adc->lock);
  258. (client->select_cb)(client, 0);
  259. adc->cur = NULL;
  260. s3c_adc_try(adc);
  261. spin_unlock(&adc->lock);
  262. }
  263. exit:
  264. if (cpu == TYPE_ADCV2 || cpu == TYPE_ADCV3) {
  265. /* Clear ADC interrupt */
  266. writel(0, adc->regs + S3C64XX_ADCCLRINT);
  267. }
  268. return IRQ_HANDLED;
  269. }
  270. static int s3c_adc_probe(struct platform_device *pdev)
  271. {
  272. struct device *dev = &pdev->dev;
  273. struct adc_device *adc;
  274. struct resource *regs;
  275. int ret;
  276. unsigned tmp;
  277. adc = kzalloc(sizeof(struct adc_device), GFP_KERNEL);
  278. if (adc == NULL) {
  279. dev_err(dev, "failed to allocate adc_device\n");
  280. return -ENOMEM;
  281. }
  282. spin_lock_init(&adc->lock);
  283. adc->pdev = pdev;
  284. adc->prescale = S3C2410_ADCCON_PRSCVL(49);
  285. adc->vdd = regulator_get(dev, "vdd");
  286. if (IS_ERR(adc->vdd)) {
  287. dev_err(dev, "operating without regulator \"vdd\" .\n");
  288. ret = PTR_ERR(adc->vdd);
  289. goto err_alloc;
  290. }
  291. adc->irq = platform_get_irq(pdev, 1);
  292. if (adc->irq <= 0) {
  293. dev_err(dev, "failed to get adc irq\n");
  294. ret = -ENOENT;
  295. goto err_reg;
  296. }
  297. ret = request_irq(adc->irq, s3c_adc_irq, 0, dev_name(dev), adc);
  298. if (ret < 0) {
  299. dev_err(dev, "failed to attach adc irq\n");
  300. goto err_reg;
  301. }
  302. adc->clk = clk_get(dev, "adc");
  303. if (IS_ERR(adc->clk)) {
  304. dev_err(dev, "failed to get adc clock\n");
  305. ret = PTR_ERR(adc->clk);
  306. goto err_irq;
  307. }
  308. regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  309. if (!regs) {
  310. dev_err(dev, "failed to find registers\n");
  311. ret = -ENXIO;
  312. goto err_clk;
  313. }
  314. adc->regs = ioremap(regs->start, resource_size(regs));
  315. if (!adc->regs) {
  316. dev_err(dev, "failed to map registers\n");
  317. ret = -ENXIO;
  318. goto err_clk;
  319. }
  320. ret = regulator_enable(adc->vdd);
  321. if (ret)
  322. goto err_ioremap;
  323. clk_enable(adc->clk);
  324. tmp = adc->prescale | S3C2410_ADCCON_PRSCEN;
  325. if (platform_get_device_id(pdev)->driver_data != TYPE_ADCV1) {
  326. /* Enable 12-bit ADC resolution */
  327. tmp |= S3C64XX_ADCCON_RESSEL;
  328. }
  329. writel(tmp, adc->regs + S3C2410_ADCCON);
  330. dev_info(dev, "attached adc driver\n");
  331. platform_set_drvdata(pdev, adc);
  332. adc_dev = adc;
  333. return 0;
  334. err_ioremap:
  335. iounmap(adc->regs);
  336. err_clk:
  337. clk_put(adc->clk);
  338. err_irq:
  339. free_irq(adc->irq, adc);
  340. err_reg:
  341. regulator_put(adc->vdd);
  342. err_alloc:
  343. kfree(adc);
  344. return ret;
  345. }
  346. static int __devexit s3c_adc_remove(struct platform_device *pdev)
  347. {
  348. struct adc_device *adc = platform_get_drvdata(pdev);
  349. iounmap(adc->regs);
  350. free_irq(adc->irq, adc);
  351. clk_disable(adc->clk);
  352. regulator_disable(adc->vdd);
  353. regulator_put(adc->vdd);
  354. clk_put(adc->clk);
  355. kfree(adc);
  356. return 0;
  357. }
  358. #ifdef CONFIG_PM
  359. static int s3c_adc_suspend(struct device *dev)
  360. {
  361. struct platform_device *pdev = container_of(dev,
  362. struct platform_device, dev);
  363. struct adc_device *adc = platform_get_drvdata(pdev);
  364. unsigned long flags;
  365. u32 con;
  366. spin_lock_irqsave(&adc->lock, flags);
  367. con = readl(adc->regs + S3C2410_ADCCON);
  368. con |= S3C2410_ADCCON_STDBM;
  369. writel(con, adc->regs + S3C2410_ADCCON);
  370. disable_irq(adc->irq);
  371. spin_unlock_irqrestore(&adc->lock, flags);
  372. clk_disable(adc->clk);
  373. regulator_disable(adc->vdd);
  374. return 0;
  375. }
  376. static int s3c_adc_resume(struct device *dev)
  377. {
  378. struct platform_device *pdev = container_of(dev,
  379. struct platform_device, dev);
  380. struct adc_device *adc = platform_get_drvdata(pdev);
  381. int ret;
  382. unsigned long tmp;
  383. ret = regulator_enable(adc->vdd);
  384. if (ret)
  385. return ret;
  386. clk_enable(adc->clk);
  387. enable_irq(adc->irq);
  388. tmp = adc->prescale | S3C2410_ADCCON_PRSCEN;
  389. /* Enable 12-bit ADC resolution */
  390. if (platform_get_device_id(pdev)->driver_data != TYPE_ADCV1)
  391. tmp |= S3C64XX_ADCCON_RESSEL;
  392. writel(tmp, adc->regs + S3C2410_ADCCON);
  393. return 0;
  394. }
  395. #else
  396. #define s3c_adc_suspend NULL
  397. #define s3c_adc_resume NULL
  398. #endif
  399. static struct platform_device_id s3c_adc_driver_ids[] = {
  400. {
  401. .name = "s3c24xx-adc",
  402. .driver_data = TYPE_ADCV1,
  403. }, {
  404. .name = "s3c2443-adc",
  405. .driver_data = TYPE_ADCV11,
  406. }, {
  407. .name = "s3c64xx-adc",
  408. .driver_data = TYPE_ADCV2,
  409. }, {
  410. .name = "samsung-adc-v3",
  411. .driver_data = TYPE_ADCV3,
  412. },
  413. { }
  414. };
  415. MODULE_DEVICE_TABLE(platform, s3c_adc_driver_ids);
  416. static const struct dev_pm_ops adc_pm_ops = {
  417. .suspend = s3c_adc_suspend,
  418. .resume = s3c_adc_resume,
  419. };
  420. static struct platform_driver s3c_adc_driver = {
  421. .id_table = s3c_adc_driver_ids,
  422. .driver = {
  423. .name = "s3c-adc",
  424. .owner = THIS_MODULE,
  425. .pm = &adc_pm_ops,
  426. },
  427. .probe = s3c_adc_probe,
  428. .remove = __devexit_p(s3c_adc_remove),
  429. };
  430. static int __init adc_init(void)
  431. {
  432. int ret;
  433. ret = platform_driver_register(&s3c_adc_driver);
  434. if (ret)
  435. printk(KERN_ERR "%s: failed to add adc driver\n", __func__);
  436. return ret;
  437. }
  438. module_init(adc_init);