exception-64s.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345
  1. #ifndef _ASM_POWERPC_EXCEPTION_H
  2. #define _ASM_POWERPC_EXCEPTION_H
  3. /*
  4. * Extracted from head_64.S
  5. *
  6. * PowerPC version
  7. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  8. *
  9. * Rewritten by Cort Dougan (cort@cs.nmt.edu) for PReP
  10. * Copyright (C) 1996 Cort Dougan <cort@cs.nmt.edu>
  11. * Adapted for Power Macintosh by Paul Mackerras.
  12. * Low-level exception handlers and MMU support
  13. * rewritten by Paul Mackerras.
  14. * Copyright (C) 1996 Paul Mackerras.
  15. *
  16. * Adapted for 64bit PowerPC by Dave Engebretsen, Peter Bergner, and
  17. * Mike Corrigan {engebret|bergner|mikejc}@us.ibm.com
  18. *
  19. * This file contains the low-level support and setup for the
  20. * PowerPC-64 platform, including trap and interrupt dispatch.
  21. *
  22. * This program is free software; you can redistribute it and/or
  23. * modify it under the terms of the GNU General Public License
  24. * as published by the Free Software Foundation; either version
  25. * 2 of the License, or (at your option) any later version.
  26. */
  27. /*
  28. * The following macros define the code that appears as
  29. * the prologue to each of the exception handlers. They
  30. * are split into two parts to allow a single kernel binary
  31. * to be used for pSeries and iSeries.
  32. *
  33. * We make as much of the exception code common between native
  34. * exception handlers (including pSeries LPAR) and iSeries LPAR
  35. * implementations as possible.
  36. */
  37. #define EX_R9 0
  38. #define EX_R10 8
  39. #define EX_R11 16
  40. #define EX_R12 24
  41. #define EX_R13 32
  42. #define EX_SRR0 40
  43. #define EX_DAR 48
  44. #define EX_DSISR 56
  45. #define EX_CCR 60
  46. #define EX_R3 64
  47. #define EX_LR 72
  48. #define EX_CFAR 80
  49. /*
  50. * We're short on space and time in the exception prolog, so we can't
  51. * use the normal SET_REG_IMMEDIATE macro. Normally we just need the
  52. * low halfword of the address, but for Kdump we need the whole low
  53. * word.
  54. */
  55. #define LOAD_HANDLER(reg, label) \
  56. /* Handlers must be within 64K of kbase, which must be 64k aligned */ \
  57. ori reg,reg,(label)-_stext; /* virt addr of handler ... */
  58. /* Exception register prefixes */
  59. #define EXC_HV H
  60. #define EXC_STD
  61. #define __EXCEPTION_PROLOG_1(area, extra, vec) \
  62. GET_PACA(r13); \
  63. std r9,area+EX_R9(r13); /* save r9 - r12 */ \
  64. std r10,area+EX_R10(r13); \
  65. BEGIN_FTR_SECTION_NESTED(66); \
  66. mfspr r10,SPRN_CFAR; \
  67. std r10,area+EX_CFAR(r13); \
  68. END_FTR_SECTION_NESTED(CPU_FTR_CFAR, CPU_FTR_CFAR, 66); \
  69. mfcr r9; \
  70. extra(vec); \
  71. std r11,area+EX_R11(r13); \
  72. std r12,area+EX_R12(r13); \
  73. GET_SCRATCH0(r10); \
  74. std r10,area+EX_R13(r13)
  75. #define EXCEPTION_PROLOG_1(area, extra, vec) \
  76. __EXCEPTION_PROLOG_1(area, extra, vec)
  77. #define __EXCEPTION_PROLOG_PSERIES_1(label, h) \
  78. ld r12,PACAKBASE(r13); /* get high part of &label */ \
  79. ld r10,PACAKMSR(r13); /* get MSR value for kernel */ \
  80. mfspr r11,SPRN_##h##SRR0; /* save SRR0 */ \
  81. LOAD_HANDLER(r12,label) \
  82. mtspr SPRN_##h##SRR0,r12; \
  83. mfspr r12,SPRN_##h##SRR1; /* and SRR1 */ \
  84. mtspr SPRN_##h##SRR1,r10; \
  85. h##rfid; \
  86. b . /* prevent speculative execution */
  87. #define EXCEPTION_PROLOG_PSERIES_1(label, h) \
  88. __EXCEPTION_PROLOG_PSERIES_1(label, h)
  89. #define EXCEPTION_PROLOG_PSERIES(area, label, h, extra, vec) \
  90. EXCEPTION_PROLOG_1(area, extra, vec); \
  91. EXCEPTION_PROLOG_PSERIES_1(label, h);
  92. #define __KVMTEST(n) \
  93. lbz r10,HSTATE_IN_GUEST(r13); \
  94. cmpwi r10,0; \
  95. bne do_kvm_##n
  96. #define __KVM_HANDLER(area, h, n) \
  97. do_kvm_##n: \
  98. ld r10,area+EX_R10(r13); \
  99. stw r9,HSTATE_SCRATCH1(r13); \
  100. ld r9,area+EX_R9(r13); \
  101. std r12,HSTATE_SCRATCH0(r13); \
  102. li r12,n; \
  103. b kvmppc_interrupt
  104. #define __KVM_HANDLER_SKIP(area, h, n) \
  105. do_kvm_##n: \
  106. cmpwi r10,KVM_GUEST_MODE_SKIP; \
  107. ld r10,area+EX_R10(r13); \
  108. beq 89f; \
  109. stw r9,HSTATE_SCRATCH1(r13); \
  110. ld r9,area+EX_R9(r13); \
  111. std r12,HSTATE_SCRATCH0(r13); \
  112. li r12,n; \
  113. b kvmppc_interrupt; \
  114. 89: mtocrf 0x80,r9; \
  115. ld r9,area+EX_R9(r13); \
  116. b kvmppc_skip_##h##interrupt
  117. #ifdef CONFIG_KVM_BOOK3S_64_HANDLER
  118. #define KVMTEST(n) __KVMTEST(n)
  119. #define KVM_HANDLER(area, h, n) __KVM_HANDLER(area, h, n)
  120. #define KVM_HANDLER_SKIP(area, h, n) __KVM_HANDLER_SKIP(area, h, n)
  121. #else
  122. #define KVMTEST(n)
  123. #define KVM_HANDLER(area, h, n)
  124. #define KVM_HANDLER_SKIP(area, h, n)
  125. #endif
  126. #ifdef CONFIG_KVM_BOOK3S_PR
  127. #define KVMTEST_PR(n) __KVMTEST(n)
  128. #define KVM_HANDLER_PR(area, h, n) __KVM_HANDLER(area, h, n)
  129. #define KVM_HANDLER_PR_SKIP(area, h, n) __KVM_HANDLER_SKIP(area, h, n)
  130. #else
  131. #define KVMTEST_PR(n)
  132. #define KVM_HANDLER_PR(area, h, n)
  133. #define KVM_HANDLER_PR_SKIP(area, h, n)
  134. #endif
  135. #define NOTEST(n)
  136. /*
  137. * The common exception prolog is used for all except a few exceptions
  138. * such as a segment miss on a kernel address. We have to be prepared
  139. * to take another exception from the point where we first touch the
  140. * kernel stack onwards.
  141. *
  142. * On entry r13 points to the paca, r9-r13 are saved in the paca,
  143. * r9 contains the saved CR, r11 and r12 contain the saved SRR0 and
  144. * SRR1, and relocation is on.
  145. */
  146. #define EXCEPTION_PROLOG_COMMON(n, area) \
  147. andi. r10,r12,MSR_PR; /* See if coming from user */ \
  148. mr r10,r1; /* Save r1 */ \
  149. subi r1,r1,INT_FRAME_SIZE; /* alloc frame on kernel stack */ \
  150. beq- 1f; \
  151. ld r1,PACAKSAVE(r13); /* kernel stack to use */ \
  152. 1: cmpdi cr1,r1,0; /* check if r1 is in userspace */ \
  153. blt+ cr1,3f; /* abort if it is */ \
  154. li r1,(n); /* will be reloaded later */ \
  155. sth r1,PACA_TRAP_SAVE(r13); \
  156. std r3,area+EX_R3(r13); \
  157. addi r3,r13,area; /* r3 -> where regs are saved*/ \
  158. b bad_stack; \
  159. 3: std r9,_CCR(r1); /* save CR in stackframe */ \
  160. std r11,_NIP(r1); /* save SRR0 in stackframe */ \
  161. std r12,_MSR(r1); /* save SRR1 in stackframe */ \
  162. std r10,0(r1); /* make stack chain pointer */ \
  163. std r0,GPR0(r1); /* save r0 in stackframe */ \
  164. std r10,GPR1(r1); /* save r1 in stackframe */ \
  165. ACCOUNT_CPU_USER_ENTRY(r9, r10); \
  166. std r2,GPR2(r1); /* save r2 in stackframe */ \
  167. SAVE_4GPRS(3, r1); /* save r3 - r6 in stackframe */ \
  168. SAVE_2GPRS(7, r1); /* save r7, r8 in stackframe */ \
  169. ld r9,area+EX_R9(r13); /* move r9, r10 to stackframe */ \
  170. ld r10,area+EX_R10(r13); \
  171. std r9,GPR9(r1); \
  172. std r10,GPR10(r1); \
  173. ld r9,area+EX_R11(r13); /* move r11 - r13 to stackframe */ \
  174. ld r10,area+EX_R12(r13); \
  175. ld r11,area+EX_R13(r13); \
  176. std r9,GPR11(r1); \
  177. std r10,GPR12(r1); \
  178. std r11,GPR13(r1); \
  179. BEGIN_FTR_SECTION_NESTED(66); \
  180. ld r10,area+EX_CFAR(r13); \
  181. std r10,ORIG_GPR3(r1); \
  182. END_FTR_SECTION_NESTED(CPU_FTR_CFAR, CPU_FTR_CFAR, 66); \
  183. ld r2,PACATOC(r13); /* get kernel TOC into r2 */ \
  184. mflr r9; /* save LR in stackframe */ \
  185. std r9,_LINK(r1); \
  186. mfctr r10; /* save CTR in stackframe */ \
  187. std r10,_CTR(r1); \
  188. lbz r10,PACASOFTIRQEN(r13); \
  189. mfspr r11,SPRN_XER; /* save XER in stackframe */ \
  190. std r10,SOFTE(r1); \
  191. std r11,_XER(r1); \
  192. li r9,(n)+1; \
  193. std r9,_TRAP(r1); /* set trap number */ \
  194. li r10,0; \
  195. ld r11,exception_marker@toc(r2); \
  196. std r10,RESULT(r1); /* clear regs->result */ \
  197. std r11,STACK_FRAME_OVERHEAD-16(r1); /* mark the frame */ \
  198. ACCOUNT_STOLEN_TIME
  199. /*
  200. * Exception vectors.
  201. */
  202. #define STD_EXCEPTION_PSERIES(loc, vec, label) \
  203. . = loc; \
  204. .globl label##_pSeries; \
  205. label##_pSeries: \
  206. HMT_MEDIUM; \
  207. SET_SCRATCH0(r13); /* save r13 */ \
  208. EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  209. EXC_STD, KVMTEST_PR, vec)
  210. #define STD_EXCEPTION_HV(loc, vec, label) \
  211. . = loc; \
  212. .globl label##_hv; \
  213. label##_hv: \
  214. HMT_MEDIUM; \
  215. SET_SCRATCH0(r13); /* save r13 */ \
  216. EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, label##_common, \
  217. EXC_HV, KVMTEST, vec)
  218. /* This associate vector numbers with bits in paca->irq_happened */
  219. #define SOFTEN_VALUE_0x500 PACA_IRQ_EE
  220. #define SOFTEN_VALUE_0x502 PACA_IRQ_EE
  221. #define SOFTEN_VALUE_0x900 PACA_IRQ_DEC
  222. #define SOFTEN_VALUE_0x982 PACA_IRQ_DEC
  223. #define __SOFTEN_TEST(h, vec) \
  224. lbz r10,PACASOFTIRQEN(r13); \
  225. cmpwi r10,0; \
  226. li r10,SOFTEN_VALUE_##vec; \
  227. beq masked_##h##interrupt
  228. #define _SOFTEN_TEST(h, vec) __SOFTEN_TEST(h, vec)
  229. #define SOFTEN_TEST_PR(vec) \
  230. KVMTEST_PR(vec); \
  231. _SOFTEN_TEST(EXC_STD, vec)
  232. #define SOFTEN_TEST_HV(vec) \
  233. KVMTEST(vec); \
  234. _SOFTEN_TEST(EXC_HV, vec)
  235. #define SOFTEN_TEST_HV_201(vec) \
  236. KVMTEST(vec); \
  237. _SOFTEN_TEST(EXC_STD, vec)
  238. #define __MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra) \
  239. HMT_MEDIUM; \
  240. SET_SCRATCH0(r13); /* save r13 */ \
  241. __EXCEPTION_PROLOG_1(PACA_EXGEN, extra, vec); \
  242. EXCEPTION_PROLOG_PSERIES_1(label##_common, h);
  243. #define _MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra) \
  244. __MASKABLE_EXCEPTION_PSERIES(vec, label, h, extra)
  245. #define MASKABLE_EXCEPTION_PSERIES(loc, vec, label) \
  246. . = loc; \
  247. .globl label##_pSeries; \
  248. label##_pSeries: \
  249. _MASKABLE_EXCEPTION_PSERIES(vec, label, \
  250. EXC_STD, SOFTEN_TEST_PR)
  251. #define MASKABLE_EXCEPTION_HV(loc, vec, label) \
  252. . = loc; \
  253. .globl label##_hv; \
  254. label##_hv: \
  255. _MASKABLE_EXCEPTION_PSERIES(vec, label, \
  256. EXC_HV, SOFTEN_TEST_HV)
  257. /*
  258. * Our exception common code can be passed various "additions"
  259. * to specify the behaviour of interrupts, whether to kick the
  260. * runlatch, etc...
  261. */
  262. /* Exception addition: Hard disable interrupts */
  263. #define DISABLE_INTS SOFT_DISABLE_INTS(r10,r11)
  264. #define ADD_NVGPRS \
  265. bl .save_nvgprs
  266. #define RUNLATCH_ON \
  267. BEGIN_FTR_SECTION \
  268. CURRENT_THREAD_INFO(r3, r1); \
  269. ld r4,TI_LOCAL_FLAGS(r3); \
  270. andi. r0,r4,_TLF_RUNLATCH; \
  271. beql ppc64_runlatch_on_trampoline; \
  272. END_FTR_SECTION_IFSET(CPU_FTR_CTRL)
  273. #define EXCEPTION_COMMON(trap, label, hdlr, ret, additions) \
  274. .align 7; \
  275. .globl label##_common; \
  276. label##_common: \
  277. EXCEPTION_PROLOG_COMMON(trap, PACA_EXGEN); \
  278. additions; \
  279. addi r3,r1,STACK_FRAME_OVERHEAD; \
  280. bl hdlr; \
  281. b ret
  282. #define STD_EXCEPTION_COMMON(trap, label, hdlr) \
  283. EXCEPTION_COMMON(trap, label, hdlr, ret_from_except, \
  284. ADD_NVGPRS;DISABLE_INTS)
  285. /*
  286. * Like STD_EXCEPTION_COMMON, but for exceptions that can occur
  287. * in the idle task and therefore need the special idle handling
  288. * (finish nap and runlatch)
  289. */
  290. #define STD_EXCEPTION_COMMON_ASYNC(trap, label, hdlr) \
  291. EXCEPTION_COMMON(trap, label, hdlr, ret_from_except_lite, \
  292. FINISH_NAP;RUNLATCH_ON;DISABLE_INTS)
  293. /*
  294. * When the idle code in power4_idle puts the CPU into NAP mode,
  295. * it has to do so in a loop, and relies on the external interrupt
  296. * and decrementer interrupt entry code to get it out of the loop.
  297. * It sets the _TLF_NAPPING bit in current_thread_info()->local_flags
  298. * to signal that it is in the loop and needs help to get out.
  299. */
  300. #ifdef CONFIG_PPC_970_NAP
  301. #define FINISH_NAP \
  302. BEGIN_FTR_SECTION \
  303. CURRENT_THREAD_INFO(r11, r1); \
  304. ld r9,TI_LOCAL_FLAGS(r11); \
  305. andi. r10,r9,_TLF_NAPPING; \
  306. bnel power4_fixup_nap; \
  307. END_FTR_SECTION_IFSET(CPU_FTR_CAN_NAP)
  308. #else
  309. #define FINISH_NAP
  310. #endif
  311. #endif /* _ASM_POWERPC_EXCEPTION_H */