pmu.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. /*
  2. * pmu.c, Power Management Unit routines for NEC VR4100 series.
  3. *
  4. * Copyright (C) 2003-2007 Yoichi Yuasa <yoichi_yuasa@tripeaks.co.jp>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #include <linux/errno.h>
  21. #include <linux/init.h>
  22. #include <linux/ioport.h>
  23. #include <linux/kernel.h>
  24. #include <linux/pm.h>
  25. #include <linux/sched.h>
  26. #include <linux/types.h>
  27. #include <asm/cpu.h>
  28. #include <asm/io.h>
  29. #include <asm/processor.h>
  30. #include <asm/reboot.h>
  31. #include <asm/system.h>
  32. #define PMU_TYPE1_BASE 0x0b0000a0UL
  33. #define PMU_TYPE1_SIZE 0x0eUL
  34. #define PMU_TYPE2_BASE 0x0f0000c0UL
  35. #define PMU_TYPE2_SIZE 0x10UL
  36. #define PMUCNT2REG 0x06
  37. #define SOFTRST 0x0010
  38. static void __iomem *pmu_base;
  39. #define pmu_read(offset) readw(pmu_base + (offset))
  40. #define pmu_write(offset, value) writew((value), pmu_base + (offset))
  41. static void vr41xx_cpu_wait(void)
  42. {
  43. local_irq_disable();
  44. if (!need_resched())
  45. /*
  46. * "standby" sets IE bit of the CP0_STATUS to 1.
  47. */
  48. __asm__("standby;\n");
  49. else
  50. local_irq_enable();
  51. }
  52. static inline void software_reset(void)
  53. {
  54. uint16_t pmucnt2;
  55. switch (current_cpu_data.cputype) {
  56. case CPU_VR4122:
  57. case CPU_VR4131:
  58. case CPU_VR4133:
  59. pmucnt2 = pmu_read(PMUCNT2REG);
  60. pmucnt2 |= SOFTRST;
  61. pmu_write(PMUCNT2REG, pmucnt2);
  62. break;
  63. default:
  64. break;
  65. }
  66. }
  67. static void vr41xx_restart(char *command)
  68. {
  69. local_irq_disable();
  70. software_reset();
  71. printk(KERN_NOTICE "\nYou can reset your system\n");
  72. while (1) ;
  73. }
  74. static void vr41xx_halt(void)
  75. {
  76. local_irq_disable();
  77. printk(KERN_NOTICE "\nYou can turn off the power supply\n");
  78. while (1) ;
  79. }
  80. static void vr41xx_power_off(void)
  81. {
  82. local_irq_disable();
  83. printk(KERN_NOTICE "\nYou can turn off the power supply\n");
  84. while (1) ;
  85. }
  86. static int __init vr41xx_pmu_init(void)
  87. {
  88. unsigned long start, size;
  89. switch (current_cpu_data.cputype) {
  90. case CPU_VR4111:
  91. case CPU_VR4121:
  92. start = PMU_TYPE1_BASE;
  93. size = PMU_TYPE1_SIZE;
  94. break;
  95. case CPU_VR4122:
  96. case CPU_VR4131:
  97. case CPU_VR4133:
  98. start = PMU_TYPE2_BASE;
  99. size = PMU_TYPE2_SIZE;
  100. break;
  101. default:
  102. printk("Unexpected CPU of NEC VR4100 series\n");
  103. return -ENODEV;
  104. }
  105. if (request_mem_region(start, size, "PMU") == NULL)
  106. return -EBUSY;
  107. pmu_base = ioremap(start, size);
  108. if (pmu_base == NULL) {
  109. release_mem_region(start, size);
  110. return -EBUSY;
  111. }
  112. cpu_wait = vr41xx_cpu_wait;
  113. _machine_restart = vr41xx_restart;
  114. _machine_halt = vr41xx_halt;
  115. pm_power_off = vr41xx_power_off;
  116. return 0;
  117. }
  118. core_initcall(vr41xx_pmu_init);