cciss.h 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301
  1. #ifndef CCISS_H
  2. #define CCISS_H
  3. #include <linux/genhd.h>
  4. #include <linux/mutex.h>
  5. #include "cciss_cmd.h"
  6. #define NWD_SHIFT 4
  7. #define MAX_PART (1 << NWD_SHIFT)
  8. #define IO_OK 0
  9. #define IO_ERROR 1
  10. #define IO_NEEDS_RETRY 3
  11. #define VENDOR_LEN 8
  12. #define MODEL_LEN 16
  13. #define REV_LEN 4
  14. struct ctlr_info;
  15. typedef struct ctlr_info ctlr_info_t;
  16. struct access_method {
  17. void (*submit_command)(ctlr_info_t *h, CommandList_struct *c);
  18. void (*set_intr_mask)(ctlr_info_t *h, unsigned long val);
  19. unsigned long (*fifo_full)(ctlr_info_t *h);
  20. unsigned long (*intr_pending)(ctlr_info_t *h);
  21. unsigned long (*command_completed)(ctlr_info_t *h);
  22. };
  23. typedef struct _drive_info_struct
  24. {
  25. __u32 LunID;
  26. int usage_count;
  27. struct request_queue *queue;
  28. sector_t nr_blocks;
  29. int block_size;
  30. int heads;
  31. int sectors;
  32. int cylinders;
  33. int raid_level; /* set to -1 to indicate that
  34. * the drive is not in use/configured
  35. */
  36. int busy_configuring; /* This is set when a drive is being removed
  37. * to prevent it from being opened or it's
  38. * queue from being started.
  39. */
  40. struct device *dev;
  41. __u8 serial_no[16]; /* from inquiry page 0x83,
  42. * not necc. null terminated.
  43. */
  44. char vendor[VENDOR_LEN + 1]; /* SCSI vendor string */
  45. char model[MODEL_LEN + 1]; /* SCSI model string */
  46. char rev[REV_LEN + 1]; /* SCSI revision string */
  47. } drive_info_struct;
  48. struct ctlr_info
  49. {
  50. int ctlr;
  51. char devname[8];
  52. char *product_name;
  53. char firm_ver[4]; // Firmware version
  54. struct pci_dev *pdev;
  55. __u32 board_id;
  56. void __iomem *vaddr;
  57. unsigned long paddr;
  58. int nr_cmds; /* Number of commands allowed on this controller */
  59. CfgTable_struct __iomem *cfgtable;
  60. int interrupts_enabled;
  61. int major;
  62. int max_commands;
  63. int commands_outstanding;
  64. int max_outstanding; /* Debug */
  65. int num_luns;
  66. int highest_lun;
  67. int usage_count; /* number of opens all all minor devices */
  68. # define DOORBELL_INT 0
  69. # define PERF_MODE_INT 1
  70. # define SIMPLE_MODE_INT 2
  71. # define MEMQ_MODE_INT 3
  72. unsigned int intr[4];
  73. unsigned int msix_vector;
  74. unsigned int msi_vector;
  75. int cciss_max_sectors;
  76. BYTE cciss_read;
  77. BYTE cciss_write;
  78. BYTE cciss_read_capacity;
  79. // information about each logical volume
  80. drive_info_struct drv[CISS_MAX_LUN];
  81. struct access_method access;
  82. /* queue and queue Info */
  83. struct hlist_head reqQ;
  84. struct hlist_head cmpQ;
  85. unsigned int Qdepth;
  86. unsigned int maxQsinceinit;
  87. unsigned int maxSG;
  88. spinlock_t lock;
  89. //* pointers to command and error info pool */
  90. CommandList_struct *cmd_pool;
  91. dma_addr_t cmd_pool_dhandle;
  92. ErrorInfo_struct *errinfo_pool;
  93. dma_addr_t errinfo_pool_dhandle;
  94. unsigned long *cmd_pool_bits;
  95. int nr_allocs;
  96. int nr_frees;
  97. int busy_configuring;
  98. int busy_initializing;
  99. int busy_scanning;
  100. struct mutex busy_shutting_down;
  101. /* This element holds the zero based queue number of the last
  102. * queue to be started. It is used for fairness.
  103. */
  104. int next_to_run;
  105. // Disk structures we need to pass back
  106. struct gendisk *gendisk[CISS_MAX_LUN];
  107. #ifdef CONFIG_CISS_SCSI_TAPE
  108. void *scsi_ctlr; /* ptr to structure containing scsi related stuff */
  109. /* list of block side commands the scsi error handling sucked up */
  110. /* and saved for later processing */
  111. #endif
  112. unsigned char alive;
  113. struct list_head scan_list;
  114. struct completion scan_wait;
  115. struct device dev;
  116. };
  117. /* Defining the diffent access_menthods */
  118. /*
  119. * Memory mapped FIFO interface (SMART 53xx cards)
  120. */
  121. #define SA5_DOORBELL 0x20
  122. #define SA5_REQUEST_PORT_OFFSET 0x40
  123. #define SA5_REPLY_INTR_MASK_OFFSET 0x34
  124. #define SA5_REPLY_PORT_OFFSET 0x44
  125. #define SA5_INTR_STATUS 0x30
  126. #define SA5_SCRATCHPAD_OFFSET 0xB0
  127. #define SA5_CTCFG_OFFSET 0xB4
  128. #define SA5_CTMEM_OFFSET 0xB8
  129. #define SA5_INTR_OFF 0x08
  130. #define SA5B_INTR_OFF 0x04
  131. #define SA5_INTR_PENDING 0x08
  132. #define SA5B_INTR_PENDING 0x04
  133. #define FIFO_EMPTY 0xffffffff
  134. #define CCISS_FIRMWARE_READY 0xffff0000 /* value in scratchpad register */
  135. #define CISS_ERROR_BIT 0x02
  136. #define CCISS_INTR_ON 1
  137. #define CCISS_INTR_OFF 0
  138. /*
  139. Send the command to the hardware
  140. */
  141. static void SA5_submit_command( ctlr_info_t *h, CommandList_struct *c)
  142. {
  143. #ifdef CCISS_DEBUG
  144. printk("Sending %x - down to controller\n", c->busaddr );
  145. #endif /* CCISS_DEBUG */
  146. writel(c->busaddr, h->vaddr + SA5_REQUEST_PORT_OFFSET);
  147. h->commands_outstanding++;
  148. if ( h->commands_outstanding > h->max_outstanding)
  149. h->max_outstanding = h->commands_outstanding;
  150. }
  151. /*
  152. * This card is the opposite of the other cards.
  153. * 0 turns interrupts on...
  154. * 0x08 turns them off...
  155. */
  156. static void SA5_intr_mask(ctlr_info_t *h, unsigned long val)
  157. {
  158. if (val)
  159. { /* Turn interrupts on */
  160. h->interrupts_enabled = 1;
  161. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  162. } else /* Turn them off */
  163. {
  164. h->interrupts_enabled = 0;
  165. writel( SA5_INTR_OFF,
  166. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  167. }
  168. }
  169. /*
  170. * This card is the opposite of the other cards.
  171. * 0 turns interrupts on...
  172. * 0x04 turns them off...
  173. */
  174. static void SA5B_intr_mask(ctlr_info_t *h, unsigned long val)
  175. {
  176. if (val)
  177. { /* Turn interrupts on */
  178. h->interrupts_enabled = 1;
  179. writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  180. } else /* Turn them off */
  181. {
  182. h->interrupts_enabled = 0;
  183. writel( SA5B_INTR_OFF,
  184. h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
  185. }
  186. }
  187. /*
  188. * Returns true if fifo is full.
  189. *
  190. */
  191. static unsigned long SA5_fifo_full(ctlr_info_t *h)
  192. {
  193. if( h->commands_outstanding >= h->max_commands)
  194. return(1);
  195. else
  196. return(0);
  197. }
  198. /*
  199. * returns value read from hardware.
  200. * returns FIFO_EMPTY if there is nothing to read
  201. */
  202. static unsigned long SA5_completed(ctlr_info_t *h)
  203. {
  204. unsigned long register_value
  205. = readl(h->vaddr + SA5_REPLY_PORT_OFFSET);
  206. if(register_value != FIFO_EMPTY)
  207. {
  208. h->commands_outstanding--;
  209. #ifdef CCISS_DEBUG
  210. printk("cciss: Read %lx back from board\n", register_value);
  211. #endif /* CCISS_DEBUG */
  212. }
  213. #ifdef CCISS_DEBUG
  214. else
  215. {
  216. printk("cciss: FIFO Empty read\n");
  217. }
  218. #endif
  219. return ( register_value);
  220. }
  221. /*
  222. * Returns true if an interrupt is pending..
  223. */
  224. static unsigned long SA5_intr_pending(ctlr_info_t *h)
  225. {
  226. unsigned long register_value =
  227. readl(h->vaddr + SA5_INTR_STATUS);
  228. #ifdef CCISS_DEBUG
  229. printk("cciss: intr_pending %lx\n", register_value);
  230. #endif /* CCISS_DEBUG */
  231. if( register_value & SA5_INTR_PENDING)
  232. return 1;
  233. return 0 ;
  234. }
  235. /*
  236. * Returns true if an interrupt is pending..
  237. */
  238. static unsigned long SA5B_intr_pending(ctlr_info_t *h)
  239. {
  240. unsigned long register_value =
  241. readl(h->vaddr + SA5_INTR_STATUS);
  242. #ifdef CCISS_DEBUG
  243. printk("cciss: intr_pending %lx\n", register_value);
  244. #endif /* CCISS_DEBUG */
  245. if( register_value & SA5B_INTR_PENDING)
  246. return 1;
  247. return 0 ;
  248. }
  249. static struct access_method SA5_access = {
  250. SA5_submit_command,
  251. SA5_intr_mask,
  252. SA5_fifo_full,
  253. SA5_intr_pending,
  254. SA5_completed,
  255. };
  256. static struct access_method SA5B_access = {
  257. SA5_submit_command,
  258. SA5B_intr_mask,
  259. SA5_fifo_full,
  260. SA5B_intr_pending,
  261. SA5_completed,
  262. };
  263. struct board_type {
  264. __u32 board_id;
  265. char *product_name;
  266. struct access_method *access;
  267. int nr_cmds; /* Max cmds this kind of ctlr can handle. */
  268. };
  269. #define CCISS_LOCK(i) (&hba[i]->lock)
  270. #endif /* CCISS_H */