Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 610300e8f4
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-iop32x
/
irqs.h

irqs.h 2.0 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788 
  1. /*
    2. 

  2.  * linux/include/asm-arm/arch-iop32x/irqs.h
    3. 

  3.  *
    4. 

  4.  * Author:	Rory Bolt <rorybolt@pacbell.net>
    5. 

  5.  * Copyright:	(C) 2002 Rory Bolt
    6. 

  6.  *
    7. 

  7.  * This program is free software; you can redistribute it and/or modify
    8. 

  8.  * it under the terms of the GNU General Public License version 2 as
    9. 

  9.  * published by the Free Software Foundation.
    10. 

  10.  *
    11. 

  11.  */
    12. 

  12. #ifndef _IRQS_H_
    13. 

  13. #define _IRQS_H_
    14. 

  14. 

  15. /*
    16. 

  16.  * IOP80321 chipset interrupts
    17. 

  17.  */
    18. 

  18. #define IRQ_IOP321_DMA0_EOT	0
    19. 

  19. #define IRQ_IOP321_DMA0_EOC	1
    20. 

  20. #define IRQ_IOP321_DMA1_EOT	2
    21. 

  21. #define IRQ_IOP321_DMA1_EOC	3
    22. 

  22. #define IRQ_IOP321_AA_EOT	6
    23. 

  23. #define IRQ_IOP321_AA_EOC	7
    24. 

  24. #define IRQ_IOP321_CORE_PMON	8
    25. 

  25. #define IRQ_IOP321_TIMER0	9
    26. 

  26. #define IRQ_IOP321_TIMER1	10
    27. 

  27. #define IRQ_IOP321_I2C_0	11
    28. 

  28. #define IRQ_IOP321_I2C_1	12
    29. 

  29. #define IRQ_IOP321_MESSAGING	13
    30. 

  30. #define IRQ_IOP321_ATU_BIST	14
    31. 

  31. #define IRQ_IOP321_PERFMON	15
    32. 

  32. #define IRQ_IOP321_CORE_PMU	16
    33. 

  33. #define IRQ_IOP321_BIU_ERR	17
    34. 

  34. #define IRQ_IOP321_ATU_ERR	18
    35. 

  35. #define IRQ_IOP321_MCU_ERR	19
    36. 

  36. #define IRQ_IOP321_DMA0_ERR	20
    37. 

  37. #define IRQ_IOP321_DMA1_ERR	21
    38. 

  38. #define IRQ_IOP321_AA_ERR	23
    39. 

  39. #define IRQ_IOP321_MSG_ERR	24
    40. 

  40. #define IRQ_IOP321_SSP		25
    41. 

  41. #define IRQ_IOP321_XINT0	27
    42. 

  42. #define IRQ_IOP321_XINT1	28
    43. 

  43. #define IRQ_IOP321_XINT2	29
    44. 

  44. #define IRQ_IOP321_XINT3	30
    45. 

  45. #define IRQ_IOP321_HPI		31
    46. 

  46. 

  47. #define NR_IRQS			32
    48. 

  48. 

  49. 

  50. /*
    51. 

  51.  * Interrupts available on the IQ80321 board
    52. 

  52.  */
    53. 

  53. 

  54. /*
    55. 

  55.  * On board devices
    56. 

  56.  */
    57. 

  57. #define	IRQ_IQ80321_I82544	IRQ_IOP321_XINT0
    58. 

  58. #define IRQ_IQ80321_UART	IRQ_IOP321_XINT1
    59. 

  59. 

  60. /*
    61. 

  61.  * PCI interrupts
    62. 

  62.  */
    63. 

  63. #define	IRQ_IQ80321_INTA	IRQ_IOP321_XINT0
    64. 

  64. #define	IRQ_IQ80321_INTB	IRQ_IOP321_XINT1
    65. 

  65. #define	IRQ_IQ80321_INTC	IRQ_IOP321_XINT2
    66. 

  66. #define	IRQ_IQ80321_INTD	IRQ_IOP321_XINT3
    67. 

  67. 

  68. /*
    69. 

  69.  * Interrupts on the IQ31244 board
    70. 

  70.  */
    71. 

  71. 

  72. /*
    73. 

  73.  * On board devices
    74. 

  74.  */
    75. 

  75. #define IRQ_IQ31244_UART	IRQ_IOP321_XINT1
    76. 

  76. #define	IRQ_IQ31244_I82546	IRQ_IOP321_XINT0
    77. 

  77. #define IRQ_IQ31244_SATA	IRQ_IOP321_XINT2
    78. 

  78. #define	IRQ_IQ31244_PCIX_SLOT	IRQ_IOP321_XINT3
    79. 

  79. 

  80. /*
    81. 

  81.  * PCI interrupts
    82. 

  82.  */
    83. 

  83. #define	IRQ_IQ31244_INTA	IRQ_IOP321_XINT0
    84. 

  84. #define	IRQ_IQ31244_INTB	IRQ_IOP321_XINT1
    85. 

  85. #define	IRQ_IQ31244_INTC	IRQ_IOP321_XINT2
    86. 

  86. #define	IRQ_IQ31244_INTD	IRQ_IOP321_XINT3
    87. 

  87. 

  88. #endif // _IRQ_H_
    89.