am335x-igep0033.dtsi 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278
  1. /*
  2. * am335x-igep0033.dtsi - Device Tree file for IGEP COM AQUILA AM335x
  3. *
  4. * Copyright (C) 2013 ISEE 2007 SL - http://www.isee.biz
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. */
  10. /dts-v1/;
  11. #include "am33xx.dtsi"
  12. / {
  13. cpus {
  14. cpu@0 {
  15. cpu0-supply = <&vdd1_reg>;
  16. };
  17. };
  18. memory {
  19. device_type = "memory";
  20. reg = <0x80000000 0x10000000>; /* 256 MB */
  21. };
  22. leds {
  23. pinctrl-names = "default";
  24. pinctrl-0 = <&leds_pins>;
  25. compatible = "gpio-leds";
  26. led@0 {
  27. label = "com:green:user";
  28. gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
  29. default-state = "on";
  30. };
  31. };
  32. vbat: fixedregulator@0 {
  33. compatible = "regulator-fixed";
  34. regulator-name = "vbat";
  35. regulator-min-microvolt = <5000000>;
  36. regulator-max-microvolt = <5000000>;
  37. regulator-boot-on;
  38. };
  39. vmmc: fixedregulator@0 {
  40. compatible = "regulator-fixed";
  41. regulator-name = "vmmc";
  42. regulator-min-microvolt = <3300000>;
  43. regulator-max-microvolt = <3300000>;
  44. };
  45. };
  46. &am33xx_pinmux {
  47. i2c0_pins: pinmux_i2c0_pins {
  48. pinctrl-single,pins = <
  49. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  50. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  51. >;
  52. };
  53. nandflash_pins: pinmux_nandflash_pins {
  54. pinctrl-single,pins = <
  55. 0x0 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */
  56. 0x4 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */
  57. 0x8 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */
  58. 0xc (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */
  59. 0x10 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */
  60. 0x14 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */
  61. 0x18 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */
  62. 0x1c (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */
  63. 0x70 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */
  64. 0x74 (PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_30 */
  65. 0x7c (PIN_OUTPUT | MUX_MODE0) /* gpmc_csn0.gpmc_csn0 */
  66. 0x90 (PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale.gpmc_advn_ale */
  67. 0x94 (PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren.gpmc_oen_ren */
  68. 0x98 (PIN_OUTPUT | MUX_MODE0) /* gpmc_wen.gpmc_wen */
  69. 0x9c (PIN_OUTPUT | MUX_MODE0) /* gpmc_be0n_cle.gpmc_be0n_cle */
  70. >;
  71. };
  72. uart0_pins: pinmux_uart0_pins {
  73. pinctrl-single,pins = <
  74. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  75. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  76. >;
  77. };
  78. leds_pins: pinmux_leds_pins {
  79. pinctrl-single,pins = <
  80. 0x5c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */
  81. >;
  82. };
  83. };
  84. &cpsw_emac0 {
  85. phy_id = <&davinci_mdio>, <0>;
  86. };
  87. &cpsw_emac1 {
  88. phy_id = <&davinci_mdio>, <1>;
  89. };
  90. &elm {
  91. status = "okay";
  92. };
  93. &gpmc {
  94. status = "okay";
  95. pinctrl-names = "default";
  96. pinctrl-0 = <&nandflash_pins>;
  97. ranges = <0 0 0x08000000 0x10000000>; /* CS0: NAND */
  98. nand@0,0 {
  99. reg = <0 0 0>; /* CS0, offset 0 */
  100. nand-bus-width = <8>;
  101. ti,nand-ecc-opt = "bch8";
  102. gpmc,device-nand = "true";
  103. gpmc,device-width = <1>;
  104. gpmc,sync-clk-ps = <0>;
  105. gpmc,cs-on-ns = <0>;
  106. gpmc,cs-rd-off-ns = <44>;
  107. gpmc,cs-wr-off-ns = <44>;
  108. gpmc,adv-on-ns = <6>;
  109. gpmc,adv-rd-off-ns = <34>;
  110. gpmc,adv-wr-off-ns = <44>;
  111. gpmc,we-on-ns = <0>;
  112. gpmc,we-off-ns = <40>;
  113. gpmc,oe-on-ns = <0>;
  114. gpmc,oe-off-ns = <54>;
  115. gpmc,access-ns = <64>;
  116. gpmc,rd-cycle-ns = <82>;
  117. gpmc,wr-cycle-ns = <82>;
  118. gpmc,wait-on-read = "true";
  119. gpmc,wait-on-write = "true";
  120. gpmc,bus-turnaround-ns = <0>;
  121. gpmc,cycle2cycle-delay-ns = <0>;
  122. gpmc,clk-activation-ns = <0>;
  123. gpmc,wait-monitoring-ns = <0>;
  124. gpmc,wr-access-ns = <40>;
  125. gpmc,wr-data-mux-bus-ns = <0>;
  126. #address-cells = <1>;
  127. #size-cells = <1>;
  128. elm_id = <&elm>;
  129. /* MTD partition table */
  130. partition@0 {
  131. label = "SPL";
  132. reg = <0x00000000 0x000080000>;
  133. };
  134. partition@1 {
  135. label = "U-boot";
  136. reg = <0x00080000 0x001e0000>;
  137. };
  138. partition@2 {
  139. label = "U-Boot Env";
  140. reg = <0x00260000 0x00020000>;
  141. };
  142. partition@3 {
  143. label = "Kernel";
  144. reg = <0x00280000 0x00500000>;
  145. };
  146. partition@4 {
  147. label = "File System";
  148. reg = <0x00780000 0x007880000>;
  149. };
  150. };
  151. };
  152. &i2c0 {
  153. status = "okay";
  154. pinctrl-names = "default";
  155. pinctrl-0 = <&i2c0_pins>;
  156. clock-frequency = <400000>;
  157. tps: tps@2d {
  158. reg = <0x2d>;
  159. };
  160. };
  161. &mmc1 {
  162. status = "okay";
  163. vmmc-supply = <&vmmc>;
  164. bus-width = <4>;
  165. };
  166. &uart0 {
  167. status = "okay";
  168. pinctrl-names = "default";
  169. pinctrl-0 = <&uart0_pins>;
  170. };
  171. #include "tps65910.dtsi"
  172. &tps {
  173. vcc1-supply = <&vbat>;
  174. vcc2-supply = <&vbat>;
  175. vcc3-supply = <&vbat>;
  176. vcc4-supply = <&vbat>;
  177. vcc5-supply = <&vbat>;
  178. vcc6-supply = <&vbat>;
  179. vcc7-supply = <&vbat>;
  180. vccio-supply = <&vbat>;
  181. regulators {
  182. vrtc_reg: regulator@0 {
  183. regulator-always-on;
  184. };
  185. vio_reg: regulator@1 {
  186. regulator-always-on;
  187. };
  188. vdd1_reg: regulator@2 {
  189. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  190. regulator-name = "vdd_mpu";
  191. regulator-min-microvolt = <912500>;
  192. regulator-max-microvolt = <1312500>;
  193. regulator-boot-on;
  194. regulator-always-on;
  195. };
  196. vdd2_reg: regulator@3 {
  197. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  198. regulator-name = "vdd_core";
  199. regulator-min-microvolt = <912500>;
  200. regulator-max-microvolt = <1150000>;
  201. regulator-boot-on;
  202. regulator-always-on;
  203. };
  204. vdd3_reg: regulator@4 {
  205. regulator-always-on;
  206. };
  207. vdig1_reg: regulator@5 {
  208. regulator-always-on;
  209. };
  210. vdig2_reg: regulator@6 {
  211. regulator-always-on;
  212. };
  213. vpll_reg: regulator@7 {
  214. regulator-always-on;
  215. };
  216. vdac_reg: regulator@8 {
  217. regulator-always-on;
  218. };
  219. vaux1_reg: regulator@9 {
  220. regulator-always-on;
  221. };
  222. vaux2_reg: regulator@10 {
  223. regulator-always-on;
  224. };
  225. vaux33_reg: regulator@11 {
  226. regulator-always-on;
  227. };
  228. vmmc_reg: regulator@12 {
  229. regulator-always-on;
  230. };
  231. };
  232. };