geode.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227
  1. /*
  2. * AMD Geode definitions
  3. * Copyright (C) 2006, Advanced Micro Devices, Inc.
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of version 2 of the GNU General Public License
  7. * as published by the Free Software Foundation.
  8. */
  9. #ifndef _ASM_X86_GEODE_H
  10. #define _ASM_X86_GEODE_H
  11. #include <asm/processor.h>
  12. #include <linux/io.h>
  13. #include <linux/cs5535.h>
  14. /* Generic southbridge functions */
  15. #define GEODE_DEV_PMS 0
  16. #define GEODE_DEV_ACPI 1
  17. #define GEODE_DEV_GPIO 2
  18. #define GEODE_DEV_MFGPT 3
  19. extern int geode_get_dev_base(unsigned int dev);
  20. /* Useful macros */
  21. #define geode_pms_base() geode_get_dev_base(GEODE_DEV_PMS)
  22. #define geode_acpi_base() geode_get_dev_base(GEODE_DEV_ACPI)
  23. #define geode_gpio_base() geode_get_dev_base(GEODE_DEV_GPIO)
  24. #define geode_mfgpt_base() geode_get_dev_base(GEODE_DEV_MFGPT)
  25. /* MSRS */
  26. #define MSR_GLIU_P2D_RO0 0x10000029
  27. #define MSR_LX_GLD_MSR_CONFIG 0x48002001
  28. #define MSR_LX_MSR_PADSEL 0x48002011 /* NOT 0x48000011; the data
  29. * sheet has the wrong value */
  30. #define MSR_GLCP_SYS_RSTPLL 0x4C000014
  31. #define MSR_GLCP_DOTPLL 0x4C000015
  32. #define MSR_LBAR_SMB 0x5140000B
  33. #define MSR_LBAR_GPIO 0x5140000C
  34. #define MSR_LBAR_MFGPT 0x5140000D
  35. #define MSR_LBAR_ACPI 0x5140000E
  36. #define MSR_LBAR_PMS 0x5140000F
  37. #define MSR_DIVIL_SOFT_RESET 0x51400017
  38. #define MSR_PIC_YSEL_LOW 0x51400020
  39. #define MSR_PIC_YSEL_HIGH 0x51400021
  40. #define MSR_PIC_ZSEL_LOW 0x51400022
  41. #define MSR_PIC_ZSEL_HIGH 0x51400023
  42. #define MSR_PIC_IRQM_LPC 0x51400025
  43. #define MSR_MFGPT_IRQ 0x51400028
  44. #define MSR_MFGPT_NR 0x51400029
  45. #define MSR_MFGPT_SETUP 0x5140002B
  46. #define MSR_LX_SPARE_MSR 0x80000011 /* DC-specific */
  47. #define MSR_GX_GLD_MSR_CONFIG 0xC0002001
  48. #define MSR_GX_MSR_PADSEL 0xC0002011
  49. /* Resource Sizes */
  50. #define LBAR_GPIO_SIZE 0xFF
  51. #define LBAR_MFGPT_SIZE 0x40
  52. #define LBAR_ACPI_SIZE 0x40
  53. #define LBAR_PMS_SIZE 0x80
  54. /* ACPI registers (PMS block) */
  55. /*
  56. * PM1_EN is only valid when VSA is enabled for 16 bit reads.
  57. * When VSA is not enabled, *always* read both PM1_STS and PM1_EN
  58. * with a 32 bit read at offset 0x0
  59. */
  60. #define PM1_STS 0x00
  61. #define PM1_EN 0x02
  62. #define PM1_CNT 0x08
  63. #define PM2_CNT 0x0C
  64. #define PM_TMR 0x10
  65. #define PM_GPE0_STS 0x18
  66. #define PM_GPE0_EN 0x1C
  67. /* PMC registers (PMS block) */
  68. #define PM_SSD 0x00
  69. #define PM_SCXA 0x04
  70. #define PM_SCYA 0x08
  71. #define PM_OUT_SLPCTL 0x0C
  72. #define PM_SCLK 0x10
  73. #define PM_SED 0x1
  74. #define PM_SCXD 0x18
  75. #define PM_SCYD 0x1C
  76. #define PM_IN_SLPCTL 0x20
  77. #define PM_WKD 0x30
  78. #define PM_WKXD 0x34
  79. #define PM_RD 0x38
  80. #define PM_WKXA 0x3C
  81. #define PM_FSD 0x40
  82. #define PM_TSD 0x44
  83. #define PM_PSD 0x48
  84. #define PM_NWKD 0x4C
  85. #define PM_AWKD 0x50
  86. #define PM_SSC 0x54
  87. /* VSA2 magic values */
  88. #define VSA_VRC_INDEX 0xAC1C
  89. #define VSA_VRC_DATA 0xAC1E
  90. #define VSA_VR_UNLOCK 0xFC53 /* unlock virtual register */
  91. #define VSA_VR_SIGNATURE 0x0003
  92. #define VSA_VR_MEM_SIZE 0x0200
  93. #define AMD_VSA_SIG 0x4132 /* signature is ascii 'VSA2' */
  94. #define GSW_VSA_SIG 0x534d /* General Software signature */
  95. static inline u32 geode_gpio(unsigned int nr)
  96. {
  97. BUG_ON(nr > 28);
  98. return 1 << nr;
  99. }
  100. extern void geode_gpio_set(u32, unsigned int);
  101. extern void geode_gpio_clear(u32, unsigned int);
  102. extern int geode_gpio_isset(u32, unsigned int);
  103. extern void geode_gpio_setup_event(unsigned int, int, int);
  104. extern void geode_gpio_set_irq(unsigned int, unsigned int);
  105. static inline void geode_gpio_event_irq(unsigned int gpio, int pair)
  106. {
  107. geode_gpio_setup_event(gpio, pair, 0);
  108. }
  109. static inline void geode_gpio_event_pme(unsigned int gpio, int pair)
  110. {
  111. geode_gpio_setup_event(gpio, pair, 1);
  112. }
  113. /* Specific geode tests */
  114. static inline int is_geode_gx(void)
  115. {
  116. return ((boot_cpu_data.x86_vendor == X86_VENDOR_NSC) &&
  117. (boot_cpu_data.x86 == 5) &&
  118. (boot_cpu_data.x86_model == 5));
  119. }
  120. static inline int is_geode_lx(void)
  121. {
  122. return ((boot_cpu_data.x86_vendor == X86_VENDOR_AMD) &&
  123. (boot_cpu_data.x86 == 5) &&
  124. (boot_cpu_data.x86_model == 10));
  125. }
  126. static inline int is_geode(void)
  127. {
  128. return (is_geode_gx() || is_geode_lx());
  129. }
  130. #ifdef CONFIG_MGEODE_LX
  131. extern int geode_has_vsa2(void);
  132. #else
  133. static inline int geode_has_vsa2(void)
  134. {
  135. return 0;
  136. }
  137. #endif
  138. /* MFGPTs */
  139. #define MFGPT_MAX_TIMERS 8
  140. #define MFGPT_TIMER_ANY (-1)
  141. #define MFGPT_DOMAIN_WORKING 1
  142. #define MFGPT_DOMAIN_STANDBY 2
  143. #define MFGPT_DOMAIN_ANY (MFGPT_DOMAIN_WORKING | MFGPT_DOMAIN_STANDBY)
  144. #define MFGPT_CMP1 0
  145. #define MFGPT_CMP2 1
  146. #define MFGPT_EVENT_IRQ 0
  147. #define MFGPT_EVENT_NMI 1
  148. #define MFGPT_EVENT_RESET 3
  149. #define MFGPT_REG_CMP1 0
  150. #define MFGPT_REG_CMP2 2
  151. #define MFGPT_REG_COUNTER 4
  152. #define MFGPT_REG_SETUP 6
  153. #define MFGPT_SETUP_CNTEN (1 << 15)
  154. #define MFGPT_SETUP_CMP2 (1 << 14)
  155. #define MFGPT_SETUP_CMP1 (1 << 13)
  156. #define MFGPT_SETUP_SETUP (1 << 12)
  157. #define MFGPT_SETUP_STOPEN (1 << 11)
  158. #define MFGPT_SETUP_EXTEN (1 << 10)
  159. #define MFGPT_SETUP_REVEN (1 << 5)
  160. #define MFGPT_SETUP_CLKSEL (1 << 4)
  161. static inline void geode_mfgpt_write(int timer, u16 reg, u16 value)
  162. {
  163. u32 base = geode_get_dev_base(GEODE_DEV_MFGPT);
  164. outw(value, base + reg + (timer * 8));
  165. }
  166. static inline u16 geode_mfgpt_read(int timer, u16 reg)
  167. {
  168. u32 base = geode_get_dev_base(GEODE_DEV_MFGPT);
  169. return inw(base + reg + (timer * 8));
  170. }
  171. extern int geode_mfgpt_toggle_event(int timer, int cmp, int event, int enable);
  172. extern int geode_mfgpt_set_irq(int timer, int cmp, int *irq, int enable);
  173. extern int geode_mfgpt_alloc_timer(int timer, int domain);
  174. #define geode_mfgpt_setup_irq(t, c, i) geode_mfgpt_set_irq((t), (c), (i), 1)
  175. #define geode_mfgpt_release_irq(t, c, i) geode_mfgpt_set_irq((t), (c), (i), 0)
  176. #ifdef CONFIG_GEODE_MFGPT_TIMER
  177. extern int __init mfgpt_timer_setup(void);
  178. #else
  179. static inline int mfgpt_timer_setup(void) { return 0; }
  180. #endif
  181. #endif /* _ASM_X86_GEODE_H */