exynos_drm_g2d.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics Co.Ltd
  3. * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundationr
  8. */
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/clk.h>
  12. #include <linux/err.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/io.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/pm_runtime.h>
  17. #include <linux/slab.h>
  18. #include <linux/workqueue.h>
  19. #include <linux/dma-mapping.h>
  20. #include <linux/dma-attrs.h>
  21. #include <linux/of.h>
  22. #include <drm/drmP.h>
  23. #include <drm/exynos_drm.h>
  24. #include "exynos_drm_drv.h"
  25. #include "exynos_drm_gem.h"
  26. #include "exynos_drm_iommu.h"
  27. #define G2D_HW_MAJOR_VER 4
  28. #define G2D_HW_MINOR_VER 1
  29. /* vaild register range set from user: 0x0104 ~ 0x0880 */
  30. #define G2D_VALID_START 0x0104
  31. #define G2D_VALID_END 0x0880
  32. /* general registers */
  33. #define G2D_SOFT_RESET 0x0000
  34. #define G2D_INTEN 0x0004
  35. #define G2D_INTC_PEND 0x000C
  36. #define G2D_DMA_SFR_BASE_ADDR 0x0080
  37. #define G2D_DMA_COMMAND 0x0084
  38. #define G2D_DMA_STATUS 0x008C
  39. #define G2D_DMA_HOLD_CMD 0x0090
  40. /* command registers */
  41. #define G2D_BITBLT_START 0x0100
  42. /* registers for base address */
  43. #define G2D_SRC_BASE_ADDR 0x0304
  44. #define G2D_SRC_PLANE2_BASE_ADDR 0x0318
  45. #define G2D_DST_BASE_ADDR 0x0404
  46. #define G2D_DST_PLANE2_BASE_ADDR 0x0418
  47. #define G2D_PAT_BASE_ADDR 0x0500
  48. #define G2D_MSK_BASE_ADDR 0x0520
  49. /* G2D_SOFT_RESET */
  50. #define G2D_SFRCLEAR (1 << 1)
  51. #define G2D_R (1 << 0)
  52. /* G2D_INTEN */
  53. #define G2D_INTEN_ACF (1 << 3)
  54. #define G2D_INTEN_UCF (1 << 2)
  55. #define G2D_INTEN_GCF (1 << 1)
  56. #define G2D_INTEN_SCF (1 << 0)
  57. /* G2D_INTC_PEND */
  58. #define G2D_INTP_ACMD_FIN (1 << 3)
  59. #define G2D_INTP_UCMD_FIN (1 << 2)
  60. #define G2D_INTP_GCMD_FIN (1 << 1)
  61. #define G2D_INTP_SCMD_FIN (1 << 0)
  62. /* G2D_DMA_COMMAND */
  63. #define G2D_DMA_HALT (1 << 2)
  64. #define G2D_DMA_CONTINUE (1 << 1)
  65. #define G2D_DMA_START (1 << 0)
  66. /* G2D_DMA_STATUS */
  67. #define G2D_DMA_LIST_DONE_COUNT (0xFF << 17)
  68. #define G2D_DMA_BITBLT_DONE_COUNT (0xFFFF << 1)
  69. #define G2D_DMA_DONE (1 << 0)
  70. #define G2D_DMA_LIST_DONE_COUNT_OFFSET 17
  71. /* G2D_DMA_HOLD_CMD */
  72. #define G2D_USET_HOLD (1 << 2)
  73. #define G2D_LIST_HOLD (1 << 1)
  74. #define G2D_BITBLT_HOLD (1 << 0)
  75. /* G2D_BITBLT_START */
  76. #define G2D_START_CASESEL (1 << 2)
  77. #define G2D_START_NHOLT (1 << 1)
  78. #define G2D_START_BITBLT (1 << 0)
  79. #define G2D_CMDLIST_SIZE (PAGE_SIZE / 4)
  80. #define G2D_CMDLIST_NUM 64
  81. #define G2D_CMDLIST_POOL_SIZE (G2D_CMDLIST_SIZE * G2D_CMDLIST_NUM)
  82. #define G2D_CMDLIST_DATA_NUM (G2D_CMDLIST_SIZE / sizeof(u32) - 2)
  83. #define MAX_BUF_ADDR_NR 6
  84. /* maximum buffer pool size of userptr is 64MB as default */
  85. #define MAX_POOL (64 * 1024 * 1024)
  86. enum {
  87. BUF_TYPE_GEM = 1,
  88. BUF_TYPE_USERPTR,
  89. };
  90. /* cmdlist data structure */
  91. struct g2d_cmdlist {
  92. u32 head;
  93. unsigned long data[G2D_CMDLIST_DATA_NUM];
  94. u32 last; /* last data offset */
  95. };
  96. struct drm_exynos_pending_g2d_event {
  97. struct drm_pending_event base;
  98. struct drm_exynos_g2d_event event;
  99. };
  100. struct g2d_cmdlist_userptr {
  101. struct list_head list;
  102. dma_addr_t dma_addr;
  103. unsigned long userptr;
  104. unsigned long size;
  105. struct page **pages;
  106. unsigned int npages;
  107. struct sg_table *sgt;
  108. struct vm_area_struct *vma;
  109. atomic_t refcount;
  110. bool in_pool;
  111. bool out_of_list;
  112. };
  113. struct g2d_cmdlist_node {
  114. struct list_head list;
  115. struct g2d_cmdlist *cmdlist;
  116. unsigned int map_nr;
  117. unsigned long handles[MAX_BUF_ADDR_NR];
  118. unsigned int obj_type[MAX_BUF_ADDR_NR];
  119. dma_addr_t dma_addr;
  120. struct drm_exynos_pending_g2d_event *event;
  121. };
  122. struct g2d_runqueue_node {
  123. struct list_head list;
  124. struct list_head run_cmdlist;
  125. struct list_head event_list;
  126. struct drm_file *filp;
  127. pid_t pid;
  128. struct completion complete;
  129. int async;
  130. };
  131. struct g2d_data {
  132. struct device *dev;
  133. struct clk *gate_clk;
  134. void __iomem *regs;
  135. int irq;
  136. struct workqueue_struct *g2d_workq;
  137. struct work_struct runqueue_work;
  138. struct exynos_drm_subdrv subdrv;
  139. bool suspended;
  140. /* cmdlist */
  141. struct g2d_cmdlist_node *cmdlist_node;
  142. struct list_head free_cmdlist;
  143. struct mutex cmdlist_mutex;
  144. dma_addr_t cmdlist_pool;
  145. void *cmdlist_pool_virt;
  146. struct dma_attrs cmdlist_dma_attrs;
  147. /* runqueue*/
  148. struct g2d_runqueue_node *runqueue_node;
  149. struct list_head runqueue;
  150. struct mutex runqueue_mutex;
  151. struct kmem_cache *runqueue_slab;
  152. unsigned long current_pool;
  153. unsigned long max_pool;
  154. };
  155. static int g2d_init_cmdlist(struct g2d_data *g2d)
  156. {
  157. struct device *dev = g2d->dev;
  158. struct g2d_cmdlist_node *node = g2d->cmdlist_node;
  159. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  160. int nr;
  161. int ret;
  162. init_dma_attrs(&g2d->cmdlist_dma_attrs);
  163. dma_set_attr(DMA_ATTR_WRITE_COMBINE, &g2d->cmdlist_dma_attrs);
  164. g2d->cmdlist_pool_virt = dma_alloc_attrs(subdrv->drm_dev->dev,
  165. G2D_CMDLIST_POOL_SIZE,
  166. &g2d->cmdlist_pool, GFP_KERNEL,
  167. &g2d->cmdlist_dma_attrs);
  168. if (!g2d->cmdlist_pool_virt) {
  169. dev_err(dev, "failed to allocate dma memory\n");
  170. return -ENOMEM;
  171. }
  172. node = kcalloc(G2D_CMDLIST_NUM, sizeof(*node), GFP_KERNEL);
  173. if (!node) {
  174. dev_err(dev, "failed to allocate memory\n");
  175. ret = -ENOMEM;
  176. goto err;
  177. }
  178. for (nr = 0; nr < G2D_CMDLIST_NUM; nr++) {
  179. node[nr].cmdlist =
  180. g2d->cmdlist_pool_virt + nr * G2D_CMDLIST_SIZE;
  181. node[nr].dma_addr =
  182. g2d->cmdlist_pool + nr * G2D_CMDLIST_SIZE;
  183. list_add_tail(&node[nr].list, &g2d->free_cmdlist);
  184. }
  185. return 0;
  186. err:
  187. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  188. g2d->cmdlist_pool_virt,
  189. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  190. return ret;
  191. }
  192. static void g2d_fini_cmdlist(struct g2d_data *g2d)
  193. {
  194. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  195. kfree(g2d->cmdlist_node);
  196. dma_free_attrs(subdrv->drm_dev->dev, G2D_CMDLIST_POOL_SIZE,
  197. g2d->cmdlist_pool_virt,
  198. g2d->cmdlist_pool, &g2d->cmdlist_dma_attrs);
  199. }
  200. static struct g2d_cmdlist_node *g2d_get_cmdlist(struct g2d_data *g2d)
  201. {
  202. struct device *dev = g2d->dev;
  203. struct g2d_cmdlist_node *node;
  204. mutex_lock(&g2d->cmdlist_mutex);
  205. if (list_empty(&g2d->free_cmdlist)) {
  206. dev_err(dev, "there is no free cmdlist\n");
  207. mutex_unlock(&g2d->cmdlist_mutex);
  208. return NULL;
  209. }
  210. node = list_first_entry(&g2d->free_cmdlist, struct g2d_cmdlist_node,
  211. list);
  212. list_del_init(&node->list);
  213. mutex_unlock(&g2d->cmdlist_mutex);
  214. return node;
  215. }
  216. static void g2d_put_cmdlist(struct g2d_data *g2d, struct g2d_cmdlist_node *node)
  217. {
  218. mutex_lock(&g2d->cmdlist_mutex);
  219. list_move_tail(&node->list, &g2d->free_cmdlist);
  220. mutex_unlock(&g2d->cmdlist_mutex);
  221. }
  222. static void g2d_add_cmdlist_to_inuse(struct exynos_drm_g2d_private *g2d_priv,
  223. struct g2d_cmdlist_node *node)
  224. {
  225. struct g2d_cmdlist_node *lnode;
  226. if (list_empty(&g2d_priv->inuse_cmdlist))
  227. goto add_to_list;
  228. /* this links to base address of new cmdlist */
  229. lnode = list_entry(g2d_priv->inuse_cmdlist.prev,
  230. struct g2d_cmdlist_node, list);
  231. lnode->cmdlist->data[lnode->cmdlist->last] = node->dma_addr;
  232. add_to_list:
  233. list_add_tail(&node->list, &g2d_priv->inuse_cmdlist);
  234. if (node->event)
  235. list_add_tail(&node->event->base.link, &g2d_priv->event_list);
  236. }
  237. static void g2d_userptr_put_dma_addr(struct drm_device *drm_dev,
  238. unsigned long obj,
  239. bool force)
  240. {
  241. struct g2d_cmdlist_userptr *g2d_userptr =
  242. (struct g2d_cmdlist_userptr *)obj;
  243. if (!obj)
  244. return;
  245. if (force)
  246. goto out;
  247. atomic_dec(&g2d_userptr->refcount);
  248. if (atomic_read(&g2d_userptr->refcount) > 0)
  249. return;
  250. if (g2d_userptr->in_pool)
  251. return;
  252. out:
  253. exynos_gem_unmap_sgt_from_dma(drm_dev, g2d_userptr->sgt,
  254. DMA_BIDIRECTIONAL);
  255. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  256. g2d_userptr->npages,
  257. g2d_userptr->vma);
  258. if (!g2d_userptr->out_of_list)
  259. list_del_init(&g2d_userptr->list);
  260. sg_free_table(g2d_userptr->sgt);
  261. kfree(g2d_userptr->sgt);
  262. g2d_userptr->sgt = NULL;
  263. kfree(g2d_userptr->pages);
  264. g2d_userptr->pages = NULL;
  265. kfree(g2d_userptr);
  266. g2d_userptr = NULL;
  267. }
  268. static dma_addr_t *g2d_userptr_get_dma_addr(struct drm_device *drm_dev,
  269. unsigned long userptr,
  270. unsigned long size,
  271. struct drm_file *filp,
  272. unsigned long *obj)
  273. {
  274. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  275. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  276. struct g2d_cmdlist_userptr *g2d_userptr;
  277. struct g2d_data *g2d;
  278. struct page **pages;
  279. struct sg_table *sgt;
  280. struct vm_area_struct *vma;
  281. unsigned long start, end;
  282. unsigned int npages, offset;
  283. int ret;
  284. if (!size) {
  285. DRM_ERROR("invalid userptr size.\n");
  286. return ERR_PTR(-EINVAL);
  287. }
  288. g2d = dev_get_drvdata(g2d_priv->dev);
  289. /* check if userptr already exists in userptr_list. */
  290. list_for_each_entry(g2d_userptr, &g2d_priv->userptr_list, list) {
  291. if (g2d_userptr->userptr == userptr) {
  292. /*
  293. * also check size because there could be same address
  294. * and different size.
  295. */
  296. if (g2d_userptr->size == size) {
  297. atomic_inc(&g2d_userptr->refcount);
  298. *obj = (unsigned long)g2d_userptr;
  299. return &g2d_userptr->dma_addr;
  300. }
  301. /*
  302. * at this moment, maybe g2d dma is accessing this
  303. * g2d_userptr memory region so just remove this
  304. * g2d_userptr object from userptr_list not to be
  305. * referred again and also except it the userptr
  306. * pool to be released after the dma access completion.
  307. */
  308. g2d_userptr->out_of_list = true;
  309. g2d_userptr->in_pool = false;
  310. list_del_init(&g2d_userptr->list);
  311. break;
  312. }
  313. }
  314. g2d_userptr = kzalloc(sizeof(*g2d_userptr), GFP_KERNEL);
  315. if (!g2d_userptr) {
  316. DRM_ERROR("failed to allocate g2d_userptr.\n");
  317. return ERR_PTR(-ENOMEM);
  318. }
  319. atomic_set(&g2d_userptr->refcount, 1);
  320. start = userptr & PAGE_MASK;
  321. offset = userptr & ~PAGE_MASK;
  322. end = PAGE_ALIGN(userptr + size);
  323. npages = (end - start) >> PAGE_SHIFT;
  324. g2d_userptr->npages = npages;
  325. pages = kzalloc(npages * sizeof(struct page *), GFP_KERNEL);
  326. if (!pages) {
  327. DRM_ERROR("failed to allocate pages.\n");
  328. kfree(g2d_userptr);
  329. return ERR_PTR(-ENOMEM);
  330. }
  331. vma = find_vma(current->mm, userptr);
  332. if (!vma) {
  333. DRM_ERROR("failed to get vm region.\n");
  334. ret = -EFAULT;
  335. goto err_free_pages;
  336. }
  337. if (vma->vm_end < userptr + size) {
  338. DRM_ERROR("vma is too small.\n");
  339. ret = -EFAULT;
  340. goto err_free_pages;
  341. }
  342. g2d_userptr->vma = exynos_gem_get_vma(vma);
  343. if (!g2d_userptr->vma) {
  344. DRM_ERROR("failed to copy vma.\n");
  345. ret = -ENOMEM;
  346. goto err_free_pages;
  347. }
  348. g2d_userptr->size = size;
  349. ret = exynos_gem_get_pages_from_userptr(start & PAGE_MASK,
  350. npages, pages, vma);
  351. if (ret < 0) {
  352. DRM_ERROR("failed to get user pages from userptr.\n");
  353. goto err_put_vma;
  354. }
  355. g2d_userptr->pages = pages;
  356. sgt = kzalloc(sizeof(*sgt), GFP_KERNEL);
  357. if (!sgt) {
  358. DRM_ERROR("failed to allocate sg table.\n");
  359. ret = -ENOMEM;
  360. goto err_free_userptr;
  361. }
  362. ret = sg_alloc_table_from_pages(sgt, pages, npages, offset,
  363. size, GFP_KERNEL);
  364. if (ret < 0) {
  365. DRM_ERROR("failed to get sgt from pages.\n");
  366. goto err_free_sgt;
  367. }
  368. g2d_userptr->sgt = sgt;
  369. ret = exynos_gem_map_sgt_with_dma(drm_dev, g2d_userptr->sgt,
  370. DMA_BIDIRECTIONAL);
  371. if (ret < 0) {
  372. DRM_ERROR("failed to map sgt with dma region.\n");
  373. goto err_sg_free_table;
  374. }
  375. g2d_userptr->dma_addr = sgt->sgl[0].dma_address;
  376. g2d_userptr->userptr = userptr;
  377. list_add_tail(&g2d_userptr->list, &g2d_priv->userptr_list);
  378. if (g2d->current_pool + (npages << PAGE_SHIFT) < g2d->max_pool) {
  379. g2d->current_pool += npages << PAGE_SHIFT;
  380. g2d_userptr->in_pool = true;
  381. }
  382. *obj = (unsigned long)g2d_userptr;
  383. return &g2d_userptr->dma_addr;
  384. err_sg_free_table:
  385. sg_free_table(sgt);
  386. err_free_sgt:
  387. kfree(sgt);
  388. sgt = NULL;
  389. err_free_userptr:
  390. exynos_gem_put_pages_to_userptr(g2d_userptr->pages,
  391. g2d_userptr->npages,
  392. g2d_userptr->vma);
  393. err_put_vma:
  394. exynos_gem_put_vma(g2d_userptr->vma);
  395. err_free_pages:
  396. kfree(pages);
  397. kfree(g2d_userptr);
  398. pages = NULL;
  399. g2d_userptr = NULL;
  400. return ERR_PTR(ret);
  401. }
  402. static void g2d_userptr_free_all(struct drm_device *drm_dev,
  403. struct g2d_data *g2d,
  404. struct drm_file *filp)
  405. {
  406. struct drm_exynos_file_private *file_priv = filp->driver_priv;
  407. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  408. struct g2d_cmdlist_userptr *g2d_userptr, *n;
  409. list_for_each_entry_safe(g2d_userptr, n, &g2d_priv->userptr_list, list)
  410. if (g2d_userptr->in_pool)
  411. g2d_userptr_put_dma_addr(drm_dev,
  412. (unsigned long)g2d_userptr,
  413. true);
  414. g2d->current_pool = 0;
  415. }
  416. static int g2d_map_cmdlist_gem(struct g2d_data *g2d,
  417. struct g2d_cmdlist_node *node,
  418. struct drm_device *drm_dev,
  419. struct drm_file *file)
  420. {
  421. struct g2d_cmdlist *cmdlist = node->cmdlist;
  422. int offset;
  423. int i;
  424. for (i = 0; i < node->map_nr; i++) {
  425. unsigned long handle;
  426. dma_addr_t *addr;
  427. offset = cmdlist->last - (i * 2 + 1);
  428. handle = cmdlist->data[offset];
  429. if (node->obj_type[i] == BUF_TYPE_GEM) {
  430. addr = exynos_drm_gem_get_dma_addr(drm_dev, handle,
  431. file);
  432. if (IS_ERR(addr)) {
  433. node->map_nr = i;
  434. return -EFAULT;
  435. }
  436. } else {
  437. struct drm_exynos_g2d_userptr g2d_userptr;
  438. if (copy_from_user(&g2d_userptr, (void __user *)handle,
  439. sizeof(struct drm_exynos_g2d_userptr))) {
  440. node->map_nr = i;
  441. return -EFAULT;
  442. }
  443. addr = g2d_userptr_get_dma_addr(drm_dev,
  444. g2d_userptr.userptr,
  445. g2d_userptr.size,
  446. file,
  447. &handle);
  448. if (IS_ERR(addr)) {
  449. node->map_nr = i;
  450. return -EFAULT;
  451. }
  452. }
  453. cmdlist->data[offset] = *addr;
  454. node->handles[i] = handle;
  455. }
  456. return 0;
  457. }
  458. static void g2d_unmap_cmdlist_gem(struct g2d_data *g2d,
  459. struct g2d_cmdlist_node *node,
  460. struct drm_file *filp)
  461. {
  462. struct exynos_drm_subdrv *subdrv = &g2d->subdrv;
  463. int i;
  464. for (i = 0; i < node->map_nr; i++) {
  465. unsigned long handle = node->handles[i];
  466. if (node->obj_type[i] == BUF_TYPE_GEM)
  467. exynos_drm_gem_put_dma_addr(subdrv->drm_dev, handle,
  468. filp);
  469. else
  470. g2d_userptr_put_dma_addr(subdrv->drm_dev, handle,
  471. false);
  472. node->handles[i] = 0;
  473. node->obj_type[i] = 0;
  474. }
  475. node->map_nr = 0;
  476. }
  477. static void g2d_dma_start(struct g2d_data *g2d,
  478. struct g2d_runqueue_node *runqueue_node)
  479. {
  480. struct g2d_cmdlist_node *node =
  481. list_first_entry(&runqueue_node->run_cmdlist,
  482. struct g2d_cmdlist_node, list);
  483. pm_runtime_get_sync(g2d->dev);
  484. clk_enable(g2d->gate_clk);
  485. /* interrupt enable */
  486. writel_relaxed(G2D_INTEN_ACF | G2D_INTEN_UCF | G2D_INTEN_GCF,
  487. g2d->regs + G2D_INTEN);
  488. writel_relaxed(node->dma_addr, g2d->regs + G2D_DMA_SFR_BASE_ADDR);
  489. writel_relaxed(G2D_DMA_START, g2d->regs + G2D_DMA_COMMAND);
  490. }
  491. static struct g2d_runqueue_node *g2d_get_runqueue_node(struct g2d_data *g2d)
  492. {
  493. struct g2d_runqueue_node *runqueue_node;
  494. if (list_empty(&g2d->runqueue))
  495. return NULL;
  496. runqueue_node = list_first_entry(&g2d->runqueue,
  497. struct g2d_runqueue_node, list);
  498. list_del_init(&runqueue_node->list);
  499. return runqueue_node;
  500. }
  501. static void g2d_free_runqueue_node(struct g2d_data *g2d,
  502. struct g2d_runqueue_node *runqueue_node)
  503. {
  504. struct g2d_cmdlist_node *node;
  505. if (!runqueue_node)
  506. return;
  507. mutex_lock(&g2d->cmdlist_mutex);
  508. /*
  509. * commands in run_cmdlist have been completed so unmap all gem
  510. * objects in each command node so that they are unreferenced.
  511. */
  512. list_for_each_entry(node, &runqueue_node->run_cmdlist, list)
  513. g2d_unmap_cmdlist_gem(g2d, node, runqueue_node->filp);
  514. list_splice_tail_init(&runqueue_node->run_cmdlist, &g2d->free_cmdlist);
  515. mutex_unlock(&g2d->cmdlist_mutex);
  516. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  517. }
  518. static void g2d_exec_runqueue(struct g2d_data *g2d)
  519. {
  520. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  521. if (g2d->runqueue_node)
  522. g2d_dma_start(g2d, g2d->runqueue_node);
  523. }
  524. static void g2d_runqueue_worker(struct work_struct *work)
  525. {
  526. struct g2d_data *g2d = container_of(work, struct g2d_data,
  527. runqueue_work);
  528. mutex_lock(&g2d->runqueue_mutex);
  529. clk_disable(g2d->gate_clk);
  530. pm_runtime_put_sync(g2d->dev);
  531. complete(&g2d->runqueue_node->complete);
  532. if (g2d->runqueue_node->async)
  533. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  534. if (g2d->suspended)
  535. g2d->runqueue_node = NULL;
  536. else
  537. g2d_exec_runqueue(g2d);
  538. mutex_unlock(&g2d->runqueue_mutex);
  539. }
  540. static void g2d_finish_event(struct g2d_data *g2d, u32 cmdlist_no)
  541. {
  542. struct drm_device *drm_dev = g2d->subdrv.drm_dev;
  543. struct g2d_runqueue_node *runqueue_node = g2d->runqueue_node;
  544. struct drm_exynos_pending_g2d_event *e;
  545. struct timeval now;
  546. unsigned long flags;
  547. if (list_empty(&runqueue_node->event_list))
  548. return;
  549. e = list_first_entry(&runqueue_node->event_list,
  550. struct drm_exynos_pending_g2d_event, base.link);
  551. do_gettimeofday(&now);
  552. e->event.tv_sec = now.tv_sec;
  553. e->event.tv_usec = now.tv_usec;
  554. e->event.cmdlist_no = cmdlist_no;
  555. spin_lock_irqsave(&drm_dev->event_lock, flags);
  556. list_move_tail(&e->base.link, &e->base.file_priv->event_list);
  557. wake_up_interruptible(&e->base.file_priv->event_wait);
  558. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  559. }
  560. static irqreturn_t g2d_irq_handler(int irq, void *dev_id)
  561. {
  562. struct g2d_data *g2d = dev_id;
  563. u32 pending;
  564. pending = readl_relaxed(g2d->regs + G2D_INTC_PEND);
  565. if (pending)
  566. writel_relaxed(pending, g2d->regs + G2D_INTC_PEND);
  567. if (pending & G2D_INTP_GCMD_FIN) {
  568. u32 cmdlist_no = readl_relaxed(g2d->regs + G2D_DMA_STATUS);
  569. cmdlist_no = (cmdlist_no & G2D_DMA_LIST_DONE_COUNT) >>
  570. G2D_DMA_LIST_DONE_COUNT_OFFSET;
  571. g2d_finish_event(g2d, cmdlist_no);
  572. writel_relaxed(0, g2d->regs + G2D_DMA_HOLD_CMD);
  573. if (!(pending & G2D_INTP_ACMD_FIN)) {
  574. writel_relaxed(G2D_DMA_CONTINUE,
  575. g2d->regs + G2D_DMA_COMMAND);
  576. }
  577. }
  578. if (pending & G2D_INTP_ACMD_FIN)
  579. queue_work(g2d->g2d_workq, &g2d->runqueue_work);
  580. return IRQ_HANDLED;
  581. }
  582. static int g2d_check_reg_offset(struct device *dev,
  583. struct g2d_cmdlist_node *node,
  584. int nr, bool for_addr)
  585. {
  586. struct g2d_cmdlist *cmdlist = node->cmdlist;
  587. int reg_offset;
  588. int index;
  589. int i;
  590. for (i = 0; i < nr; i++) {
  591. index = cmdlist->last - 2 * (i + 1);
  592. if (for_addr) {
  593. /* check userptr buffer type. */
  594. reg_offset = (cmdlist->data[index] &
  595. ~0x7fffffff) >> 31;
  596. if (reg_offset) {
  597. node->obj_type[i] = BUF_TYPE_USERPTR;
  598. cmdlist->data[index] &= ~G2D_BUF_USERPTR;
  599. }
  600. }
  601. reg_offset = cmdlist->data[index] & ~0xfffff000;
  602. if (reg_offset < G2D_VALID_START || reg_offset > G2D_VALID_END)
  603. goto err;
  604. if (reg_offset % 4)
  605. goto err;
  606. switch (reg_offset) {
  607. case G2D_SRC_BASE_ADDR:
  608. case G2D_SRC_PLANE2_BASE_ADDR:
  609. case G2D_DST_BASE_ADDR:
  610. case G2D_DST_PLANE2_BASE_ADDR:
  611. case G2D_PAT_BASE_ADDR:
  612. case G2D_MSK_BASE_ADDR:
  613. if (!for_addr)
  614. goto err;
  615. if (node->obj_type[i] != BUF_TYPE_USERPTR)
  616. node->obj_type[i] = BUF_TYPE_GEM;
  617. break;
  618. default:
  619. if (for_addr)
  620. goto err;
  621. break;
  622. }
  623. }
  624. return 0;
  625. err:
  626. dev_err(dev, "Bad register offset: 0x%lx\n", cmdlist->data[index]);
  627. return -EINVAL;
  628. }
  629. /* ioctl functions */
  630. int exynos_g2d_get_ver_ioctl(struct drm_device *drm_dev, void *data,
  631. struct drm_file *file)
  632. {
  633. struct drm_exynos_g2d_get_ver *ver = data;
  634. ver->major = G2D_HW_MAJOR_VER;
  635. ver->minor = G2D_HW_MINOR_VER;
  636. return 0;
  637. }
  638. EXPORT_SYMBOL_GPL(exynos_g2d_get_ver_ioctl);
  639. int exynos_g2d_set_cmdlist_ioctl(struct drm_device *drm_dev, void *data,
  640. struct drm_file *file)
  641. {
  642. struct drm_exynos_file_private *file_priv = file->driver_priv;
  643. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  644. struct device *dev = g2d_priv->dev;
  645. struct g2d_data *g2d;
  646. struct drm_exynos_g2d_set_cmdlist *req = data;
  647. struct drm_exynos_g2d_cmd *cmd;
  648. struct drm_exynos_pending_g2d_event *e;
  649. struct g2d_cmdlist_node *node;
  650. struct g2d_cmdlist *cmdlist;
  651. unsigned long flags;
  652. int size;
  653. int ret;
  654. if (!dev)
  655. return -ENODEV;
  656. g2d = dev_get_drvdata(dev);
  657. if (!g2d)
  658. return -EFAULT;
  659. node = g2d_get_cmdlist(g2d);
  660. if (!node)
  661. return -ENOMEM;
  662. node->event = NULL;
  663. if (req->event_type != G2D_EVENT_NOT) {
  664. spin_lock_irqsave(&drm_dev->event_lock, flags);
  665. if (file->event_space < sizeof(e->event)) {
  666. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  667. ret = -ENOMEM;
  668. goto err;
  669. }
  670. file->event_space -= sizeof(e->event);
  671. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  672. e = kzalloc(sizeof(*node->event), GFP_KERNEL);
  673. if (!e) {
  674. dev_err(dev, "failed to allocate event\n");
  675. spin_lock_irqsave(&drm_dev->event_lock, flags);
  676. file->event_space += sizeof(e->event);
  677. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  678. ret = -ENOMEM;
  679. goto err;
  680. }
  681. e->event.base.type = DRM_EXYNOS_G2D_EVENT;
  682. e->event.base.length = sizeof(e->event);
  683. e->event.user_data = req->user_data;
  684. e->base.event = &e->event.base;
  685. e->base.file_priv = file;
  686. e->base.destroy = (void (*) (struct drm_pending_event *)) kfree;
  687. node->event = e;
  688. }
  689. cmdlist = node->cmdlist;
  690. cmdlist->last = 0;
  691. /*
  692. * If don't clear SFR registers, the cmdlist is affected by register
  693. * values of previous cmdlist. G2D hw executes SFR clear command and
  694. * a next command at the same time then the next command is ignored and
  695. * is executed rightly from next next command, so needs a dummy command
  696. * to next command of SFR clear command.
  697. */
  698. cmdlist->data[cmdlist->last++] = G2D_SOFT_RESET;
  699. cmdlist->data[cmdlist->last++] = G2D_SFRCLEAR;
  700. cmdlist->data[cmdlist->last++] = G2D_SRC_BASE_ADDR;
  701. cmdlist->data[cmdlist->last++] = 0;
  702. if (node->event) {
  703. cmdlist->data[cmdlist->last++] = G2D_DMA_HOLD_CMD;
  704. cmdlist->data[cmdlist->last++] = G2D_LIST_HOLD;
  705. }
  706. /* Check size of cmdlist: last 2 is about G2D_BITBLT_START */
  707. size = cmdlist->last + req->cmd_nr * 2 + req->cmd_buf_nr * 2 + 2;
  708. if (size > G2D_CMDLIST_DATA_NUM) {
  709. dev_err(dev, "cmdlist size is too big\n");
  710. ret = -EINVAL;
  711. goto err_free_event;
  712. }
  713. cmd = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd;
  714. if (copy_from_user(cmdlist->data + cmdlist->last,
  715. (void __user *)cmd,
  716. sizeof(*cmd) * req->cmd_nr)) {
  717. ret = -EFAULT;
  718. goto err_free_event;
  719. }
  720. cmdlist->last += req->cmd_nr * 2;
  721. ret = g2d_check_reg_offset(dev, node, req->cmd_nr, false);
  722. if (ret < 0)
  723. goto err_free_event;
  724. node->map_nr = req->cmd_buf_nr;
  725. if (req->cmd_buf_nr) {
  726. struct drm_exynos_g2d_cmd *cmd_buf;
  727. cmd_buf = (struct drm_exynos_g2d_cmd *)(uint32_t)req->cmd_buf;
  728. if (copy_from_user(cmdlist->data + cmdlist->last,
  729. (void __user *)cmd_buf,
  730. sizeof(*cmd_buf) * req->cmd_buf_nr)) {
  731. ret = -EFAULT;
  732. goto err_free_event;
  733. }
  734. cmdlist->last += req->cmd_buf_nr * 2;
  735. ret = g2d_check_reg_offset(dev, node, req->cmd_buf_nr, true);
  736. if (ret < 0)
  737. goto err_free_event;
  738. ret = g2d_map_cmdlist_gem(g2d, node, drm_dev, file);
  739. if (ret < 0)
  740. goto err_unmap;
  741. }
  742. cmdlist->data[cmdlist->last++] = G2D_BITBLT_START;
  743. cmdlist->data[cmdlist->last++] = G2D_START_BITBLT;
  744. /* head */
  745. cmdlist->head = cmdlist->last / 2;
  746. /* tail */
  747. cmdlist->data[cmdlist->last] = 0;
  748. g2d_add_cmdlist_to_inuse(g2d_priv, node);
  749. return 0;
  750. err_unmap:
  751. g2d_unmap_cmdlist_gem(g2d, node, file);
  752. err_free_event:
  753. if (node->event) {
  754. spin_lock_irqsave(&drm_dev->event_lock, flags);
  755. file->event_space += sizeof(e->event);
  756. spin_unlock_irqrestore(&drm_dev->event_lock, flags);
  757. kfree(node->event);
  758. }
  759. err:
  760. g2d_put_cmdlist(g2d, node);
  761. return ret;
  762. }
  763. EXPORT_SYMBOL_GPL(exynos_g2d_set_cmdlist_ioctl);
  764. int exynos_g2d_exec_ioctl(struct drm_device *drm_dev, void *data,
  765. struct drm_file *file)
  766. {
  767. struct drm_exynos_file_private *file_priv = file->driver_priv;
  768. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  769. struct device *dev = g2d_priv->dev;
  770. struct g2d_data *g2d;
  771. struct drm_exynos_g2d_exec *req = data;
  772. struct g2d_runqueue_node *runqueue_node;
  773. struct list_head *run_cmdlist;
  774. struct list_head *event_list;
  775. if (!dev)
  776. return -ENODEV;
  777. g2d = dev_get_drvdata(dev);
  778. if (!g2d)
  779. return -EFAULT;
  780. runqueue_node = kmem_cache_alloc(g2d->runqueue_slab, GFP_KERNEL);
  781. if (!runqueue_node) {
  782. dev_err(dev, "failed to allocate memory\n");
  783. return -ENOMEM;
  784. }
  785. run_cmdlist = &runqueue_node->run_cmdlist;
  786. event_list = &runqueue_node->event_list;
  787. INIT_LIST_HEAD(run_cmdlist);
  788. INIT_LIST_HEAD(event_list);
  789. init_completion(&runqueue_node->complete);
  790. runqueue_node->async = req->async;
  791. list_splice_init(&g2d_priv->inuse_cmdlist, run_cmdlist);
  792. list_splice_init(&g2d_priv->event_list, event_list);
  793. if (list_empty(run_cmdlist)) {
  794. dev_err(dev, "there is no inuse cmdlist\n");
  795. kmem_cache_free(g2d->runqueue_slab, runqueue_node);
  796. return -EPERM;
  797. }
  798. mutex_lock(&g2d->runqueue_mutex);
  799. runqueue_node->pid = current->pid;
  800. runqueue_node->filp = file;
  801. list_add_tail(&runqueue_node->list, &g2d->runqueue);
  802. if (!g2d->runqueue_node)
  803. g2d_exec_runqueue(g2d);
  804. mutex_unlock(&g2d->runqueue_mutex);
  805. if (runqueue_node->async)
  806. goto out;
  807. wait_for_completion(&runqueue_node->complete);
  808. g2d_free_runqueue_node(g2d, runqueue_node);
  809. out:
  810. return 0;
  811. }
  812. EXPORT_SYMBOL_GPL(exynos_g2d_exec_ioctl);
  813. static int g2d_subdrv_probe(struct drm_device *drm_dev, struct device *dev)
  814. {
  815. struct g2d_data *g2d;
  816. int ret;
  817. g2d = dev_get_drvdata(dev);
  818. if (!g2d)
  819. return -EFAULT;
  820. /* allocate dma-aware cmdlist buffer. */
  821. ret = g2d_init_cmdlist(g2d);
  822. if (ret < 0) {
  823. dev_err(dev, "cmdlist init failed\n");
  824. return ret;
  825. }
  826. if (!is_drm_iommu_supported(drm_dev))
  827. return 0;
  828. ret = drm_iommu_attach_device(drm_dev, dev);
  829. if (ret < 0) {
  830. dev_err(dev, "failed to enable iommu.\n");
  831. g2d_fini_cmdlist(g2d);
  832. }
  833. return ret;
  834. }
  835. static void g2d_subdrv_remove(struct drm_device *drm_dev, struct device *dev)
  836. {
  837. if (!is_drm_iommu_supported(drm_dev))
  838. return;
  839. drm_iommu_detach_device(drm_dev, dev);
  840. }
  841. static int g2d_open(struct drm_device *drm_dev, struct device *dev,
  842. struct drm_file *file)
  843. {
  844. struct drm_exynos_file_private *file_priv = file->driver_priv;
  845. struct exynos_drm_g2d_private *g2d_priv;
  846. g2d_priv = kzalloc(sizeof(*g2d_priv), GFP_KERNEL);
  847. if (!g2d_priv) {
  848. dev_err(dev, "failed to allocate g2d private data\n");
  849. return -ENOMEM;
  850. }
  851. g2d_priv->dev = dev;
  852. file_priv->g2d_priv = g2d_priv;
  853. INIT_LIST_HEAD(&g2d_priv->inuse_cmdlist);
  854. INIT_LIST_HEAD(&g2d_priv->event_list);
  855. INIT_LIST_HEAD(&g2d_priv->userptr_list);
  856. return 0;
  857. }
  858. static void g2d_close(struct drm_device *drm_dev, struct device *dev,
  859. struct drm_file *file)
  860. {
  861. struct drm_exynos_file_private *file_priv = file->driver_priv;
  862. struct exynos_drm_g2d_private *g2d_priv = file_priv->g2d_priv;
  863. struct g2d_data *g2d;
  864. struct g2d_cmdlist_node *node, *n;
  865. if (!dev)
  866. return;
  867. g2d = dev_get_drvdata(dev);
  868. if (!g2d)
  869. return;
  870. mutex_lock(&g2d->cmdlist_mutex);
  871. list_for_each_entry_safe(node, n, &g2d_priv->inuse_cmdlist, list) {
  872. /*
  873. * unmap all gem objects not completed.
  874. *
  875. * P.S. if current process was terminated forcely then
  876. * there may be some commands in inuse_cmdlist so unmap
  877. * them.
  878. */
  879. g2d_unmap_cmdlist_gem(g2d, node, file);
  880. list_move_tail(&node->list, &g2d->free_cmdlist);
  881. }
  882. mutex_unlock(&g2d->cmdlist_mutex);
  883. /* release all g2d_userptr in pool. */
  884. g2d_userptr_free_all(drm_dev, g2d, file);
  885. kfree(file_priv->g2d_priv);
  886. }
  887. static int g2d_probe(struct platform_device *pdev)
  888. {
  889. struct device *dev = &pdev->dev;
  890. struct resource *res;
  891. struct g2d_data *g2d;
  892. struct exynos_drm_subdrv *subdrv;
  893. int ret;
  894. g2d = devm_kzalloc(&pdev->dev, sizeof(*g2d), GFP_KERNEL);
  895. if (!g2d) {
  896. dev_err(dev, "failed to allocate driver data\n");
  897. return -ENOMEM;
  898. }
  899. g2d->runqueue_slab = kmem_cache_create("g2d_runqueue_slab",
  900. sizeof(struct g2d_runqueue_node), 0, 0, NULL);
  901. if (!g2d->runqueue_slab)
  902. return -ENOMEM;
  903. g2d->dev = dev;
  904. g2d->g2d_workq = create_singlethread_workqueue("g2d");
  905. if (!g2d->g2d_workq) {
  906. dev_err(dev, "failed to create workqueue\n");
  907. ret = -EINVAL;
  908. goto err_destroy_slab;
  909. }
  910. INIT_WORK(&g2d->runqueue_work, g2d_runqueue_worker);
  911. INIT_LIST_HEAD(&g2d->free_cmdlist);
  912. INIT_LIST_HEAD(&g2d->runqueue);
  913. mutex_init(&g2d->cmdlist_mutex);
  914. mutex_init(&g2d->runqueue_mutex);
  915. g2d->gate_clk = devm_clk_get(dev, "fimg2d");
  916. if (IS_ERR(g2d->gate_clk)) {
  917. dev_err(dev, "failed to get gate clock\n");
  918. ret = PTR_ERR(g2d->gate_clk);
  919. goto err_destroy_workqueue;
  920. }
  921. pm_runtime_enable(dev);
  922. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  923. g2d->regs = devm_ioremap_resource(&pdev->dev, res);
  924. if (IS_ERR(g2d->regs)) {
  925. ret = PTR_ERR(g2d->regs);
  926. goto err_put_clk;
  927. }
  928. g2d->irq = platform_get_irq(pdev, 0);
  929. if (g2d->irq < 0) {
  930. dev_err(dev, "failed to get irq\n");
  931. ret = g2d->irq;
  932. goto err_put_clk;
  933. }
  934. ret = devm_request_irq(&pdev->dev, g2d->irq, g2d_irq_handler, 0,
  935. "drm_g2d", g2d);
  936. if (ret < 0) {
  937. dev_err(dev, "irq request failed\n");
  938. goto err_put_clk;
  939. }
  940. g2d->max_pool = MAX_POOL;
  941. platform_set_drvdata(pdev, g2d);
  942. subdrv = &g2d->subdrv;
  943. subdrv->dev = dev;
  944. subdrv->probe = g2d_subdrv_probe;
  945. subdrv->remove = g2d_subdrv_remove;
  946. subdrv->open = g2d_open;
  947. subdrv->close = g2d_close;
  948. ret = exynos_drm_subdrv_register(subdrv);
  949. if (ret < 0) {
  950. dev_err(dev, "failed to register drm g2d device\n");
  951. goto err_put_clk;
  952. }
  953. dev_info(dev, "The exynos g2d(ver %d.%d) successfully probed\n",
  954. G2D_HW_MAJOR_VER, G2D_HW_MINOR_VER);
  955. return 0;
  956. err_put_clk:
  957. pm_runtime_disable(dev);
  958. err_destroy_workqueue:
  959. destroy_workqueue(g2d->g2d_workq);
  960. err_destroy_slab:
  961. kmem_cache_destroy(g2d->runqueue_slab);
  962. return ret;
  963. }
  964. static int g2d_remove(struct platform_device *pdev)
  965. {
  966. struct g2d_data *g2d = platform_get_drvdata(pdev);
  967. cancel_work_sync(&g2d->runqueue_work);
  968. exynos_drm_subdrv_unregister(&g2d->subdrv);
  969. while (g2d->runqueue_node) {
  970. g2d_free_runqueue_node(g2d, g2d->runqueue_node);
  971. g2d->runqueue_node = g2d_get_runqueue_node(g2d);
  972. }
  973. pm_runtime_disable(&pdev->dev);
  974. g2d_fini_cmdlist(g2d);
  975. destroy_workqueue(g2d->g2d_workq);
  976. kmem_cache_destroy(g2d->runqueue_slab);
  977. return 0;
  978. }
  979. #ifdef CONFIG_PM_SLEEP
  980. static int g2d_suspend(struct device *dev)
  981. {
  982. struct g2d_data *g2d = dev_get_drvdata(dev);
  983. mutex_lock(&g2d->runqueue_mutex);
  984. g2d->suspended = true;
  985. mutex_unlock(&g2d->runqueue_mutex);
  986. while (g2d->runqueue_node)
  987. /* FIXME: good range? */
  988. usleep_range(500, 1000);
  989. flush_work(&g2d->runqueue_work);
  990. return 0;
  991. }
  992. static int g2d_resume(struct device *dev)
  993. {
  994. struct g2d_data *g2d = dev_get_drvdata(dev);
  995. g2d->suspended = false;
  996. g2d_exec_runqueue(g2d);
  997. return 0;
  998. }
  999. #endif
  1000. static SIMPLE_DEV_PM_OPS(g2d_pm_ops, g2d_suspend, g2d_resume);
  1001. #ifdef CONFIG_OF
  1002. static const struct of_device_id exynos_g2d_match[] = {
  1003. { .compatible = "samsung,exynos5250-g2d" },
  1004. {},
  1005. };
  1006. MODULE_DEVICE_TABLE(of, exynos_g2d_match);
  1007. #endif
  1008. struct platform_driver g2d_driver = {
  1009. .probe = g2d_probe,
  1010. .remove = g2d_remove,
  1011. .driver = {
  1012. .name = "s5p-g2d",
  1013. .owner = THIS_MODULE,
  1014. .pm = &g2d_pm_ops,
  1015. .of_match_table = of_match_ptr(exynos_g2d_match),
  1016. },
  1017. };