mtip32xx.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529
  1. /*
  2. * mtip32xx.h - Header file for the P320 SSD Block Driver
  3. * Copyright (C) 2011 Micron Technology, Inc.
  4. *
  5. * Portions of this code were derived from works subjected to the
  6. * following copyright:
  7. * Copyright (C) 2009 Integrated Device Technology, Inc.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. */
  20. #ifndef __MTIP32XX_H__
  21. #define __MTIP32XX_H__
  22. #include <linux/spinlock.h>
  23. #include <linux/rwsem.h>
  24. #include <linux/ata.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/genhd.h>
  27. /* Offset of Subsystem Device ID in pci confoguration space */
  28. #define PCI_SUBSYSTEM_DEVICEID 0x2E
  29. /* offset of Device Control register in PCIe extended capabilites space */
  30. #define PCIE_CONFIG_EXT_DEVICE_CONTROL_OFFSET 0x48
  31. /* check for erase mode support during secure erase */
  32. #define MTIP_SEC_ERASE_MODE 0x2
  33. /* # of times to retry timed out/failed IOs */
  34. #define MTIP_MAX_RETRIES 2
  35. /* Various timeout values in ms */
  36. #define MTIP_NCQ_COMMAND_TIMEOUT_MS 5000
  37. #define MTIP_IOCTL_COMMAND_TIMEOUT_MS 5000
  38. #define MTIP_INTERNAL_COMMAND_TIMEOUT_MS 5000
  39. /* check for timeouts every 500ms */
  40. #define MTIP_TIMEOUT_CHECK_PERIOD 500
  41. /* ftl rebuild */
  42. #define MTIP_FTL_REBUILD_OFFSET 142
  43. #define MTIP_FTL_REBUILD_MAGIC 0xED51
  44. #define MTIP_FTL_REBUILD_TIMEOUT_MS 2400000
  45. /* unaligned IO handling */
  46. #define MTIP_MAX_UNALIGNED_SLOTS 8
  47. /* Macro to extract the tag bit number from a tag value. */
  48. #define MTIP_TAG_BIT(tag) (tag & 0x1F)
  49. /*
  50. * Macro to extract the tag index from a tag value. The index
  51. * is used to access the correct s_active/Command Issue register based
  52. * on the tag value.
  53. */
  54. #define MTIP_TAG_INDEX(tag) (tag >> 5)
  55. /*
  56. * Maximum number of scatter gather entries
  57. * a single command may have.
  58. */
  59. #define MTIP_MAX_SG 128
  60. /*
  61. * Maximum number of slot groups (Command Issue & s_active registers)
  62. * NOTE: This is the driver maximum; check dd->slot_groups for actual value.
  63. */
  64. #define MTIP_MAX_SLOT_GROUPS 8
  65. /* Internal command tag. */
  66. #define MTIP_TAG_INTERNAL 0
  67. /* Micron Vendor ID & P320x SSD Device ID */
  68. #define PCI_VENDOR_ID_MICRON 0x1344
  69. #define P320H_DEVICE_ID 0x5150
  70. #define P320M_DEVICE_ID 0x5151
  71. #define P320S_DEVICE_ID 0x5152
  72. #define P325M_DEVICE_ID 0x5153
  73. #define P420H_DEVICE_ID 0x5160
  74. #define P420M_DEVICE_ID 0x5161
  75. #define P425M_DEVICE_ID 0x5163
  76. /* Driver name and version strings */
  77. #define MTIP_DRV_NAME "mtip32xx"
  78. #define MTIP_DRV_VERSION "1.2.6os3"
  79. /* Maximum number of minor device numbers per device. */
  80. #define MTIP_MAX_MINORS 16
  81. /* Maximum number of supported command slots. */
  82. #define MTIP_MAX_COMMAND_SLOTS (MTIP_MAX_SLOT_GROUPS * 32)
  83. /*
  84. * Per-tag bitfield size in longs.
  85. * Linux bit manipulation functions
  86. * (i.e. test_and_set_bit, find_next_zero_bit)
  87. * manipulate memory in longs, so we try to make the math work.
  88. * take the slot groups and find the number of longs, rounding up.
  89. * Careful! i386 and x86_64 use different size longs!
  90. */
  91. #define U32_PER_LONG (sizeof(long) / sizeof(u32))
  92. #define SLOTBITS_IN_LONGS ((MTIP_MAX_SLOT_GROUPS + \
  93. (U32_PER_LONG-1))/U32_PER_LONG)
  94. /* BAR number used to access the HBA registers. */
  95. #define MTIP_ABAR 5
  96. #ifdef DEBUG
  97. #define dbg_printk(format, arg...) \
  98. printk(pr_fmt(format), ##arg);
  99. #else
  100. #define dbg_printk(format, arg...)
  101. #endif
  102. #define MTIP_DFS_MAX_BUF_SIZE 1024
  103. #define __force_bit2int (unsigned int __force)
  104. enum {
  105. /* below are bit numbers in 'flags' defined in mtip_port */
  106. MTIP_PF_IC_ACTIVE_BIT = 0, /* pio/ioctl */
  107. MTIP_PF_EH_ACTIVE_BIT = 1, /* error handling */
  108. MTIP_PF_SE_ACTIVE_BIT = 2, /* secure erase */
  109. MTIP_PF_DM_ACTIVE_BIT = 3, /* download microcde */
  110. MTIP_PF_PAUSE_IO = ((1 << MTIP_PF_IC_ACTIVE_BIT) |
  111. (1 << MTIP_PF_EH_ACTIVE_BIT) |
  112. (1 << MTIP_PF_SE_ACTIVE_BIT) |
  113. (1 << MTIP_PF_DM_ACTIVE_BIT)),
  114. MTIP_PF_SVC_THD_ACTIVE_BIT = 4,
  115. MTIP_PF_ISSUE_CMDS_BIT = 5,
  116. MTIP_PF_REBUILD_BIT = 6,
  117. MTIP_PF_SR_CLEANUP_BIT = 7,
  118. MTIP_PF_SVC_THD_STOP_BIT = 8,
  119. /* below are bit numbers in 'dd_flag' defined in driver_data */
  120. MTIP_DDF_SEC_LOCK_BIT = 0,
  121. MTIP_DDF_REMOVE_PENDING_BIT = 1,
  122. MTIP_DDF_OVER_TEMP_BIT = 2,
  123. MTIP_DDF_WRITE_PROTECT_BIT = 3,
  124. MTIP_DDF_REMOVE_DONE_BIT = 4,
  125. MTIP_DDF_CLEANUP_BIT = 5,
  126. MTIP_DDF_RESUME_BIT = 6,
  127. MTIP_DDF_INIT_DONE_BIT = 7,
  128. MTIP_DDF_REBUILD_FAILED_BIT = 8,
  129. MTIP_DDF_STOP_IO = ((1 << MTIP_DDF_REMOVE_PENDING_BIT) |
  130. (1 << MTIP_DDF_SEC_LOCK_BIT) |
  131. (1 << MTIP_DDF_OVER_TEMP_BIT) |
  132. (1 << MTIP_DDF_WRITE_PROTECT_BIT) |
  133. (1 << MTIP_DDF_REBUILD_FAILED_BIT)),
  134. };
  135. struct smart_attr {
  136. u8 attr_id;
  137. u16 flags;
  138. u8 cur;
  139. u8 worst;
  140. u32 data;
  141. u8 res[3];
  142. } __packed;
  143. struct mtip_work {
  144. struct work_struct work;
  145. void *port;
  146. int cpu_binding;
  147. u32 completed;
  148. } ____cacheline_aligned_in_smp;
  149. #define DEFINE_HANDLER(group) \
  150. void mtip_workq_sdbf##group(struct work_struct *work) \
  151. { \
  152. struct mtip_work *w = (struct mtip_work *) work; \
  153. mtip_workq_sdbfx(w->port, group, w->completed); \
  154. }
  155. #define MTIP_TRIM_TIMEOUT_MS 240000
  156. #define MTIP_MAX_TRIM_ENTRIES 8
  157. #define MTIP_MAX_TRIM_ENTRY_LEN 0xfff8
  158. struct mtip_trim_entry {
  159. u32 lba; /* starting lba of region */
  160. u16 rsvd; /* unused */
  161. u16 range; /* # of 512b blocks to trim */
  162. } __packed;
  163. struct mtip_trim {
  164. /* Array of regions to trim */
  165. struct mtip_trim_entry entry[MTIP_MAX_TRIM_ENTRIES];
  166. } __packed;
  167. /* Register Frame Information Structure (FIS), host to device. */
  168. struct host_to_dev_fis {
  169. /*
  170. * FIS type.
  171. * - 27h Register FIS, host to device.
  172. * - 34h Register FIS, device to host.
  173. * - 39h DMA Activate FIS, device to host.
  174. * - 41h DMA Setup FIS, bi-directional.
  175. * - 46h Data FIS, bi-directional.
  176. * - 58h BIST Activate FIS, bi-directional.
  177. * - 5Fh PIO Setup FIS, device to host.
  178. * - A1h Set Device Bits FIS, device to host.
  179. */
  180. unsigned char type;
  181. unsigned char opts;
  182. unsigned char command;
  183. unsigned char features;
  184. union {
  185. unsigned char lba_low;
  186. unsigned char sector;
  187. };
  188. union {
  189. unsigned char lba_mid;
  190. unsigned char cyl_low;
  191. };
  192. union {
  193. unsigned char lba_hi;
  194. unsigned char cyl_hi;
  195. };
  196. union {
  197. unsigned char device;
  198. unsigned char head;
  199. };
  200. union {
  201. unsigned char lba_low_ex;
  202. unsigned char sector_ex;
  203. };
  204. union {
  205. unsigned char lba_mid_ex;
  206. unsigned char cyl_low_ex;
  207. };
  208. union {
  209. unsigned char lba_hi_ex;
  210. unsigned char cyl_hi_ex;
  211. };
  212. unsigned char features_ex;
  213. unsigned char sect_count;
  214. unsigned char sect_cnt_ex;
  215. unsigned char res2;
  216. unsigned char control;
  217. unsigned int res3;
  218. };
  219. /* Command header structure. */
  220. struct mtip_cmd_hdr {
  221. /*
  222. * Command options.
  223. * - Bits 31:16 Number of PRD entries.
  224. * - Bits 15:8 Unused in this implementation.
  225. * - Bit 7 Prefetch bit, informs the drive to prefetch PRD entries.
  226. * - Bit 6 Write bit, should be set when writing data to the device.
  227. * - Bit 5 Unused in this implementation.
  228. * - Bits 4:0 Length of the command FIS in DWords (DWord = 4 bytes).
  229. */
  230. unsigned int opts;
  231. /* This field is unsed when using NCQ. */
  232. union {
  233. unsigned int byte_count;
  234. unsigned int status;
  235. };
  236. /*
  237. * Lower 32 bits of the command table address associated with this
  238. * header. The command table addresses must be 128 byte aligned.
  239. */
  240. unsigned int ctba;
  241. /*
  242. * If 64 bit addressing is used this field is the upper 32 bits
  243. * of the command table address associated with this command.
  244. */
  245. unsigned int ctbau;
  246. /* Reserved and unused. */
  247. unsigned int res[4];
  248. };
  249. /* Command scatter gather structure (PRD). */
  250. struct mtip_cmd_sg {
  251. /*
  252. * Low 32 bits of the data buffer address. For P320 this
  253. * address must be 8 byte aligned signified by bits 2:0 being
  254. * set to 0.
  255. */
  256. unsigned int dba;
  257. /*
  258. * When 64 bit addressing is used this field is the upper
  259. * 32 bits of the data buffer address.
  260. */
  261. unsigned int dba_upper;
  262. /* Unused. */
  263. unsigned int reserved;
  264. /*
  265. * Bit 31: interrupt when this data block has been transferred.
  266. * Bits 30..22: reserved
  267. * Bits 21..0: byte count (minus 1). For P320 the byte count must be
  268. * 8 byte aligned signified by bits 2:0 being set to 1.
  269. */
  270. unsigned int info;
  271. };
  272. struct mtip_port;
  273. /* Structure used to describe a command. */
  274. struct mtip_cmd {
  275. struct mtip_cmd_hdr *command_header; /* ptr to command header entry */
  276. dma_addr_t command_header_dma; /* corresponding physical address */
  277. void *command; /* ptr to command table entry */
  278. dma_addr_t command_dma; /* corresponding physical address */
  279. void *comp_data; /* data passed to completion function comp_func() */
  280. /*
  281. * Completion function called by the ISR upon completion of
  282. * a command.
  283. */
  284. void (*comp_func)(struct mtip_port *port,
  285. int tag,
  286. void *data,
  287. int status);
  288. /* Additional callback function that may be called by comp_func() */
  289. void (*async_callback)(void *data, int status);
  290. void *async_data; /* Addl. data passed to async_callback() */
  291. int scatter_ents; /* Number of scatter list entries used */
  292. int unaligned; /* command is unaligned on 4k boundary */
  293. struct scatterlist sg[MTIP_MAX_SG]; /* Scatter list entries */
  294. int retries; /* The number of retries left for this command. */
  295. int direction; /* Data transfer direction */
  296. unsigned long comp_time; /* command completion time, in jiffies */
  297. atomic_t active; /* declares if this command sent to the drive. */
  298. };
  299. /* Structure used to describe a port. */
  300. struct mtip_port {
  301. /* Pointer back to the driver data for this port. */
  302. struct driver_data *dd;
  303. /*
  304. * Used to determine if the data pointed to by the
  305. * identify field is valid.
  306. */
  307. unsigned long identify_valid;
  308. /* Base address of the memory mapped IO for the port. */
  309. void __iomem *mmio;
  310. /* Array of pointers to the memory mapped s_active registers. */
  311. void __iomem *s_active[MTIP_MAX_SLOT_GROUPS];
  312. /* Array of pointers to the memory mapped completed registers. */
  313. void __iomem *completed[MTIP_MAX_SLOT_GROUPS];
  314. /* Array of pointers to the memory mapped Command Issue registers. */
  315. void __iomem *cmd_issue[MTIP_MAX_SLOT_GROUPS];
  316. /*
  317. * Pointer to the beginning of the command header memory as used
  318. * by the driver.
  319. */
  320. void *command_list;
  321. /*
  322. * Pointer to the beginning of the command header memory as used
  323. * by the DMA.
  324. */
  325. dma_addr_t command_list_dma;
  326. /*
  327. * Pointer to the beginning of the RX FIS memory as used
  328. * by the driver.
  329. */
  330. void *rxfis;
  331. /*
  332. * Pointer to the beginning of the RX FIS memory as used
  333. * by the DMA.
  334. */
  335. dma_addr_t rxfis_dma;
  336. /*
  337. * Pointer to the beginning of the command table memory as used
  338. * by the driver.
  339. */
  340. void *command_table;
  341. /*
  342. * Pointer to the beginning of the command table memory as used
  343. * by the DMA.
  344. */
  345. dma_addr_t command_tbl_dma;
  346. /*
  347. * Pointer to the beginning of the identify data memory as used
  348. * by the driver.
  349. */
  350. u16 *identify;
  351. /*
  352. * Pointer to the beginning of the identify data memory as used
  353. * by the DMA.
  354. */
  355. dma_addr_t identify_dma;
  356. /*
  357. * Pointer to the beginning of a sector buffer that is used
  358. * by the driver when issuing internal commands.
  359. */
  360. u16 *sector_buffer;
  361. /*
  362. * Pointer to the beginning of a sector buffer that is used
  363. * by the DMA when the driver issues internal commands.
  364. */
  365. dma_addr_t sector_buffer_dma;
  366. /*
  367. * Bit significant, used to determine if a command slot has
  368. * been allocated. i.e. the slot is in use. Bits are cleared
  369. * when the command slot and all associated data structures
  370. * are no longer needed.
  371. */
  372. u16 *log_buf;
  373. dma_addr_t log_buf_dma;
  374. u8 *smart_buf;
  375. dma_addr_t smart_buf_dma;
  376. unsigned long allocated[SLOTBITS_IN_LONGS];
  377. /*
  378. * used to queue commands when an internal command is in progress
  379. * or error handling is active
  380. */
  381. unsigned long cmds_to_issue[SLOTBITS_IN_LONGS];
  382. /*
  383. * Array of command slots. Structure includes pointers to the
  384. * command header and command table, and completion function and data
  385. * pointers.
  386. */
  387. struct mtip_cmd commands[MTIP_MAX_COMMAND_SLOTS];
  388. /* Used by mtip_service_thread to wait for an event */
  389. wait_queue_head_t svc_wait;
  390. /*
  391. * indicates the state of the port. Also, helps the service thread
  392. * to determine its action on wake up.
  393. */
  394. unsigned long flags;
  395. /*
  396. * Timer used to complete commands that have been active for too long.
  397. */
  398. struct timer_list cmd_timer;
  399. unsigned long ic_pause_timer;
  400. /*
  401. * Semaphore used to block threads if there are no
  402. * command slots available.
  403. */
  404. struct semaphore cmd_slot;
  405. /* Semaphore to control queue depth of unaligned IOs */
  406. struct semaphore cmd_slot_unal;
  407. /* Spinlock for working around command-issue bug. */
  408. spinlock_t cmd_issue_lock[MTIP_MAX_SLOT_GROUPS];
  409. };
  410. /*
  411. * Driver private data structure.
  412. *
  413. * One structure is allocated per probed device.
  414. */
  415. struct driver_data {
  416. void __iomem *mmio; /* Base address of the HBA registers. */
  417. int major; /* Major device number. */
  418. int instance; /* Instance number. First device probed is 0, ... */
  419. struct gendisk *disk; /* Pointer to our gendisk structure. */
  420. struct pci_dev *pdev; /* Pointer to the PCI device structure. */
  421. struct request_queue *queue; /* Our request queue. */
  422. struct mtip_port *port; /* Pointer to the port data structure. */
  423. unsigned product_type; /* magic value declaring the product type */
  424. unsigned slot_groups; /* number of slot groups the product supports */
  425. unsigned long index; /* Index to determine the disk name */
  426. unsigned long dd_flag; /* NOTE: use atomic bit operations on this */
  427. struct task_struct *mtip_svc_handler; /* task_struct of svc thd */
  428. struct dentry *dfs_node;
  429. bool trim_supp; /* flag indicating trim support */
  430. bool sr;
  431. int numa_node; /* NUMA support */
  432. char workq_name[32];
  433. struct workqueue_struct *isr_workq;
  434. struct mtip_work work[MTIP_MAX_SLOT_GROUPS];
  435. atomic_t irq_workers_active;
  436. int isr_binding;
  437. struct block_device *bdev;
  438. int unal_qdepth; /* qdepth of unaligned IO queue */
  439. struct list_head online_list; /* linkage for online list */
  440. struct list_head remove_list; /* linkage for removing list */
  441. };
  442. #endif