iwl-agn.c 85 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. priv->cfg->ops->smgmt->clear_station_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. if (priv->cfg->ops->hcmd->set_rxon_chain)
  212. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  213. iwlcore_commit_rxon(priv);
  214. }
  215. static void iwl_clear_free_frames(struct iwl_priv *priv)
  216. {
  217. struct list_head *element;
  218. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  219. priv->frames_count);
  220. while (!list_empty(&priv->free_frames)) {
  221. element = priv->free_frames.next;
  222. list_del(element);
  223. kfree(list_entry(element, struct iwl_frame, list));
  224. priv->frames_count--;
  225. }
  226. if (priv->frames_count) {
  227. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  228. priv->frames_count);
  229. priv->frames_count = 0;
  230. }
  231. }
  232. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  233. {
  234. struct iwl_frame *frame;
  235. struct list_head *element;
  236. if (list_empty(&priv->free_frames)) {
  237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  238. if (!frame) {
  239. IWL_ERR(priv, "Could not allocate frame!\n");
  240. return NULL;
  241. }
  242. priv->frames_count++;
  243. return frame;
  244. }
  245. element = priv->free_frames.next;
  246. list_del(element);
  247. return list_entry(element, struct iwl_frame, list);
  248. }
  249. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  250. {
  251. memset(frame, 0, sizeof(*frame));
  252. list_add(&frame->list, &priv->free_frames);
  253. }
  254. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  255. struct ieee80211_hdr *hdr,
  256. int left)
  257. {
  258. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  259. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  260. (priv->iw_mode != NL80211_IFTYPE_AP)))
  261. return 0;
  262. if (priv->ibss_beacon->len > left)
  263. return 0;
  264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  265. return priv->ibss_beacon->len;
  266. }
  267. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  268. struct iwl_frame *frame, u8 rate)
  269. {
  270. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  271. unsigned int frame_size;
  272. tx_beacon_cmd = &frame->u.beacon;
  273. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  274. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  275. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  276. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  277. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  278. BUG_ON(frame_size > MAX_MPDU_SIZE);
  279. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  280. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  281. tx_beacon_cmd->tx.rate_n_flags =
  282. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  283. else
  284. tx_beacon_cmd->tx.rate_n_flags =
  285. iwl_hw_set_rate_n_flags(rate, 0);
  286. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  287. TX_CMD_FLG_TSF_MSK |
  288. TX_CMD_FLG_STA_RATE_MSK;
  289. return sizeof(*tx_beacon_cmd) + frame_size;
  290. }
  291. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  292. {
  293. struct iwl_frame *frame;
  294. unsigned int frame_size;
  295. int rc;
  296. u8 rate;
  297. frame = iwl_get_free_frame(priv);
  298. if (!frame) {
  299. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  300. "command.\n");
  301. return -ENOMEM;
  302. }
  303. rate = iwl_rate_get_lowest_plcp(priv);
  304. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  305. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  306. &frame->u.cmd[0]);
  307. iwl_free_frame(priv, frame);
  308. return rc;
  309. }
  310. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  311. {
  312. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  313. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  314. if (sizeof(dma_addr_t) > sizeof(u32))
  315. addr |=
  316. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  317. return addr;
  318. }
  319. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  320. {
  321. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  322. return le16_to_cpu(tb->hi_n_len) >> 4;
  323. }
  324. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  325. dma_addr_t addr, u16 len)
  326. {
  327. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  328. u16 hi_n_len = len << 4;
  329. put_unaligned_le32(addr, &tb->lo);
  330. if (sizeof(dma_addr_t) > sizeof(u32))
  331. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  332. tb->hi_n_len = cpu_to_le16(hi_n_len);
  333. tfd->num_tbs = idx + 1;
  334. }
  335. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  336. {
  337. return tfd->num_tbs & 0x1f;
  338. }
  339. /**
  340. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  341. * @priv - driver private data
  342. * @txq - tx queue
  343. *
  344. * Does NOT advance any TFD circular buffer read/write indexes
  345. * Does NOT free the TFD itself (which is within circular buffer)
  346. */
  347. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  348. {
  349. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  350. struct iwl_tfd *tfd;
  351. struct pci_dev *dev = priv->pci_dev;
  352. int index = txq->q.read_ptr;
  353. int i;
  354. int num_tbs;
  355. tfd = &tfd_tmp[index];
  356. /* Sanity check on number of chunks */
  357. num_tbs = iwl_tfd_get_num_tbs(tfd);
  358. if (num_tbs >= IWL_NUM_OF_TBS) {
  359. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  360. /* @todo issue fatal error, it is quite serious situation */
  361. return;
  362. }
  363. /* Unmap tx_cmd */
  364. if (num_tbs)
  365. pci_unmap_single(dev,
  366. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  367. pci_unmap_len(&txq->cmd[index]->meta, len),
  368. PCI_DMA_BIDIRECTIONAL);
  369. /* Unmap chunks, if any. */
  370. for (i = 1; i < num_tbs; i++) {
  371. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  372. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  373. if (txq->txb) {
  374. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  375. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  376. }
  377. }
  378. }
  379. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  380. struct iwl_tx_queue *txq,
  381. dma_addr_t addr, u16 len,
  382. u8 reset, u8 pad)
  383. {
  384. struct iwl_queue *q;
  385. struct iwl_tfd *tfd, *tfd_tmp;
  386. u32 num_tbs;
  387. q = &txq->q;
  388. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  389. tfd = &tfd_tmp[q->write_ptr];
  390. if (reset)
  391. memset(tfd, 0, sizeof(*tfd));
  392. num_tbs = iwl_tfd_get_num_tbs(tfd);
  393. /* Each TFD can point to a maximum 20 Tx buffers */
  394. if (num_tbs >= IWL_NUM_OF_TBS) {
  395. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  396. IWL_NUM_OF_TBS);
  397. return -EINVAL;
  398. }
  399. BUG_ON(addr & ~DMA_BIT_MASK(36));
  400. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  401. IWL_ERR(priv, "Unaligned address = %llx\n",
  402. (unsigned long long)addr);
  403. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  404. return 0;
  405. }
  406. /*
  407. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  408. * given Tx queue, and enable the DMA channel used for that queue.
  409. *
  410. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  411. * channels supported in hardware.
  412. */
  413. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  414. struct iwl_tx_queue *txq)
  415. {
  416. int ret;
  417. unsigned long flags;
  418. int txq_id = txq->q.id;
  419. spin_lock_irqsave(&priv->lock, flags);
  420. ret = iwl_grab_nic_access(priv);
  421. if (ret) {
  422. spin_unlock_irqrestore(&priv->lock, flags);
  423. return ret;
  424. }
  425. /* Circular buffer (TFD queue in DRAM) physical base address */
  426. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  427. txq->q.dma_addr >> 8);
  428. iwl_release_nic_access(priv);
  429. spin_unlock_irqrestore(&priv->lock, flags);
  430. return 0;
  431. }
  432. /******************************************************************************
  433. *
  434. * Misc. internal state and helper functions
  435. *
  436. ******************************************************************************/
  437. #define MAX_UCODE_BEACON_INTERVAL 4096
  438. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  439. {
  440. u16 new_val = 0;
  441. u16 beacon_factor = 0;
  442. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  443. / MAX_UCODE_BEACON_INTERVAL;
  444. new_val = beacon_val / beacon_factor;
  445. if (!new_val)
  446. new_val = MAX_UCODE_BEACON_INTERVAL;
  447. return new_val;
  448. }
  449. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  450. {
  451. u64 tsf;
  452. s32 interval_tm, rem;
  453. unsigned long flags;
  454. struct ieee80211_conf *conf = NULL;
  455. u16 beacon_int = 0;
  456. conf = ieee80211_get_hw_conf(priv->hw);
  457. spin_lock_irqsave(&priv->lock, flags);
  458. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  459. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  460. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  461. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  462. priv->rxon_timing.atim_window = 0;
  463. } else {
  464. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  465. /* TODO: we need to get atim_window from upper stack
  466. * for now we set to 0 */
  467. priv->rxon_timing.atim_window = 0;
  468. }
  469. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  470. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  471. interval_tm = beacon_int * 1024;
  472. rem = do_div(tsf, interval_tm);
  473. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  474. spin_unlock_irqrestore(&priv->lock, flags);
  475. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  476. le16_to_cpu(priv->rxon_timing.beacon_interval),
  477. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  478. le16_to_cpu(priv->rxon_timing.atim_window));
  479. }
  480. /******************************************************************************
  481. *
  482. * Generic RX handler implementations
  483. *
  484. ******************************************************************************/
  485. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  486. struct iwl_rx_mem_buffer *rxb)
  487. {
  488. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  489. struct iwl_alive_resp *palive;
  490. struct delayed_work *pwork;
  491. palive = &pkt->u.alive_frame;
  492. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  493. "0x%01X 0x%01X\n",
  494. palive->is_valid, palive->ver_type,
  495. palive->ver_subtype);
  496. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  497. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  498. memcpy(&priv->card_alive_init,
  499. &pkt->u.alive_frame,
  500. sizeof(struct iwl_init_alive_resp));
  501. pwork = &priv->init_alive_start;
  502. } else {
  503. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  504. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  505. sizeof(struct iwl_alive_resp));
  506. pwork = &priv->alive_start;
  507. }
  508. /* We delay the ALIVE response by 5ms to
  509. * give the HW RF Kill time to activate... */
  510. if (palive->is_valid == UCODE_VALID_OK)
  511. queue_delayed_work(priv->workqueue, pwork,
  512. msecs_to_jiffies(5));
  513. else
  514. IWL_WARN(priv, "uCode did not respond OK.\n");
  515. }
  516. static void iwl_bg_beacon_update(struct work_struct *work)
  517. {
  518. struct iwl_priv *priv =
  519. container_of(work, struct iwl_priv, beacon_update);
  520. struct sk_buff *beacon;
  521. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  522. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  523. if (!beacon) {
  524. IWL_ERR(priv, "update beacon failed\n");
  525. return;
  526. }
  527. mutex_lock(&priv->mutex);
  528. /* new beacon skb is allocated every time; dispose previous.*/
  529. if (priv->ibss_beacon)
  530. dev_kfree_skb(priv->ibss_beacon);
  531. priv->ibss_beacon = beacon;
  532. mutex_unlock(&priv->mutex);
  533. iwl_send_beacon_cmd(priv);
  534. }
  535. /**
  536. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  537. *
  538. * This callback is provided in order to send a statistics request.
  539. *
  540. * This timer function is continually reset to execute within
  541. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  542. * was received. We need to ensure we receive the statistics in order
  543. * to update the temperature used for calibrating the TXPOWER.
  544. */
  545. static void iwl_bg_statistics_periodic(unsigned long data)
  546. {
  547. struct iwl_priv *priv = (struct iwl_priv *)data;
  548. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  549. return;
  550. /* dont send host command if rf-kill is on */
  551. if (!iwl_is_ready_rf(priv))
  552. return;
  553. iwl_send_statistics_request(priv, CMD_ASYNC);
  554. }
  555. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  556. struct iwl_rx_mem_buffer *rxb)
  557. {
  558. #ifdef CONFIG_IWLWIFI_DEBUG
  559. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  560. struct iwl4965_beacon_notif *beacon =
  561. (struct iwl4965_beacon_notif *)pkt->u.raw;
  562. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  563. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  564. "tsf %d %d rate %d\n",
  565. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  566. beacon->beacon_notify_hdr.failure_frame,
  567. le32_to_cpu(beacon->ibss_mgr_status),
  568. le32_to_cpu(beacon->high_tsf),
  569. le32_to_cpu(beacon->low_tsf), rate);
  570. #endif
  571. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  572. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  573. queue_work(priv->workqueue, &priv->beacon_update);
  574. }
  575. /* Handle notification from uCode that card's power state is changing
  576. * due to software, hardware, or critical temperature RFKILL */
  577. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  578. struct iwl_rx_mem_buffer *rxb)
  579. {
  580. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  581. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  582. unsigned long status = priv->status;
  583. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  584. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  585. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  586. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  587. RF_CARD_DISABLED)) {
  588. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  589. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  590. if (!iwl_grab_nic_access(priv)) {
  591. iwl_write_direct32(
  592. priv, HBUS_TARG_MBX_C,
  593. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  594. iwl_release_nic_access(priv);
  595. }
  596. if (!(flags & RXON_CARD_DISABLED)) {
  597. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  598. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  599. if (!iwl_grab_nic_access(priv)) {
  600. iwl_write_direct32(
  601. priv, HBUS_TARG_MBX_C,
  602. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  603. iwl_release_nic_access(priv);
  604. }
  605. }
  606. if (flags & RF_CARD_DISABLED) {
  607. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  608. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  609. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  610. if (!iwl_grab_nic_access(priv))
  611. iwl_release_nic_access(priv);
  612. }
  613. }
  614. if (flags & HW_CARD_DISABLED)
  615. set_bit(STATUS_RF_KILL_HW, &priv->status);
  616. else
  617. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  618. if (flags & SW_CARD_DISABLED)
  619. set_bit(STATUS_RF_KILL_SW, &priv->status);
  620. else
  621. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  622. if (!(flags & RXON_CARD_DISABLED))
  623. iwl_scan_cancel(priv);
  624. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  625. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  626. (test_bit(STATUS_RF_KILL_SW, &status) !=
  627. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  628. queue_work(priv->workqueue, &priv->rf_kill);
  629. else
  630. wake_up_interruptible(&priv->wait_command_queue);
  631. }
  632. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  633. {
  634. int ret;
  635. unsigned long flags;
  636. spin_lock_irqsave(&priv->lock, flags);
  637. ret = iwl_grab_nic_access(priv);
  638. if (ret)
  639. goto err;
  640. if (src == IWL_PWR_SRC_VAUX) {
  641. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  642. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  643. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  644. ~APMG_PS_CTRL_MSK_PWR_SRC);
  645. } else {
  646. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  647. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  648. ~APMG_PS_CTRL_MSK_PWR_SRC);
  649. }
  650. iwl_release_nic_access(priv);
  651. err:
  652. spin_unlock_irqrestore(&priv->lock, flags);
  653. return ret;
  654. }
  655. /**
  656. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  657. *
  658. * Setup the RX handlers for each of the reply types sent from the uCode
  659. * to the host.
  660. *
  661. * This function chains into the hardware specific files for them to setup
  662. * any hardware specific handlers as well.
  663. */
  664. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  665. {
  666. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  667. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  668. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  669. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  670. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  671. iwl_rx_pm_debug_statistics_notif;
  672. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  673. /*
  674. * The same handler is used for both the REPLY to a discrete
  675. * statistics request from the host as well as for the periodic
  676. * statistics notifications (after received beacons) from the uCode.
  677. */
  678. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  679. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  680. iwl_setup_spectrum_handlers(priv);
  681. iwl_setup_rx_scan_handlers(priv);
  682. /* status change handler */
  683. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  684. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  685. iwl_rx_missed_beacon_notif;
  686. /* Rx handlers */
  687. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  688. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  689. /* block ack */
  690. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  691. /* Set up hardware specific Rx handlers */
  692. priv->cfg->ops->lib->rx_handler_setup(priv);
  693. }
  694. /**
  695. * iwl_rx_handle - Main entry function for receiving responses from uCode
  696. *
  697. * Uses the priv->rx_handlers callback function array to invoke
  698. * the appropriate handlers, including command responses,
  699. * frame-received notifications, and other notifications.
  700. */
  701. void iwl_rx_handle(struct iwl_priv *priv)
  702. {
  703. struct iwl_rx_mem_buffer *rxb;
  704. struct iwl_rx_packet *pkt;
  705. struct iwl_rx_queue *rxq = &priv->rxq;
  706. u32 r, i;
  707. int reclaim;
  708. unsigned long flags;
  709. u8 fill_rx = 0;
  710. u32 count = 8;
  711. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  712. * buffer that the driver may process (last buffer filled by ucode). */
  713. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  714. i = rxq->read;
  715. /* Rx interrupt, but nothing sent from uCode */
  716. if (i == r)
  717. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  718. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  719. fill_rx = 1;
  720. while (i != r) {
  721. rxb = rxq->queue[i];
  722. /* If an RXB doesn't have a Rx queue slot associated with it,
  723. * then a bug has been introduced in the queue refilling
  724. * routines -- catch it here */
  725. BUG_ON(rxb == NULL);
  726. rxq->queue[i] = NULL;
  727. dma_sync_single_range_for_cpu(
  728. &priv->pci_dev->dev, rxb->real_dma_addr,
  729. rxb->aligned_dma_addr - rxb->real_dma_addr,
  730. priv->hw_params.rx_buf_size,
  731. PCI_DMA_FROMDEVICE);
  732. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  733. /* Reclaim a command buffer only if this packet is a response
  734. * to a (driver-originated) command.
  735. * If the packet (e.g. Rx frame) originated from uCode,
  736. * there is no command buffer to reclaim.
  737. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  738. * but apparently a few don't get set; catch them here. */
  739. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  740. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  741. (pkt->hdr.cmd != REPLY_RX) &&
  742. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  743. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  744. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  745. (pkt->hdr.cmd != REPLY_TX);
  746. /* Based on type of command response or notification,
  747. * handle those that need handling via function in
  748. * rx_handlers table. See iwl_setup_rx_handlers() */
  749. if (priv->rx_handlers[pkt->hdr.cmd]) {
  750. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  751. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  752. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  753. } else {
  754. /* No handling needed */
  755. IWL_DEBUG_RX(priv,
  756. "r %d i %d No handler needed for %s, 0x%02x\n",
  757. r, i, get_cmd_string(pkt->hdr.cmd),
  758. pkt->hdr.cmd);
  759. }
  760. if (reclaim) {
  761. /* Invoke any callbacks, transfer the skb to caller, and
  762. * fire off the (possibly) blocking iwl_send_cmd()
  763. * as we reclaim the driver command queue */
  764. if (rxb && rxb->skb)
  765. iwl_tx_cmd_complete(priv, rxb);
  766. else
  767. IWL_WARN(priv, "Claim null rxb?\n");
  768. }
  769. /* For now we just don't re-use anything. We can tweak this
  770. * later to try and re-use notification packets and SKBs that
  771. * fail to Rx correctly */
  772. if (rxb->skb != NULL) {
  773. priv->alloc_rxb_skb--;
  774. dev_kfree_skb_any(rxb->skb);
  775. rxb->skb = NULL;
  776. }
  777. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  778. priv->hw_params.rx_buf_size + 256,
  779. PCI_DMA_FROMDEVICE);
  780. spin_lock_irqsave(&rxq->lock, flags);
  781. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  782. spin_unlock_irqrestore(&rxq->lock, flags);
  783. i = (i + 1) & RX_QUEUE_MASK;
  784. /* If there are a lot of unused frames,
  785. * restock the Rx queue so ucode wont assert. */
  786. if (fill_rx) {
  787. count++;
  788. if (count >= 8) {
  789. priv->rxq.read = i;
  790. iwl_rx_queue_restock(priv);
  791. count = 0;
  792. }
  793. }
  794. }
  795. /* Backtrack one entry */
  796. priv->rxq.read = i;
  797. iwl_rx_queue_restock(priv);
  798. }
  799. /* call this function to flush any scheduled tasklet */
  800. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  801. {
  802. /* wait to make sure we flush pending tasklet*/
  803. synchronize_irq(priv->pci_dev->irq);
  804. tasklet_kill(&priv->irq_tasklet);
  805. }
  806. static void iwl_error_recovery(struct iwl_priv *priv)
  807. {
  808. unsigned long flags;
  809. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  810. sizeof(priv->staging_rxon));
  811. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  812. iwlcore_commit_rxon(priv);
  813. iwl_rxon_add_station(priv, priv->bssid, 1);
  814. spin_lock_irqsave(&priv->lock, flags);
  815. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  816. priv->error_recovering = 0;
  817. spin_unlock_irqrestore(&priv->lock, flags);
  818. }
  819. static void iwl_irq_tasklet(struct iwl_priv *priv)
  820. {
  821. u32 inta, handled = 0;
  822. u32 inta_fh;
  823. unsigned long flags;
  824. #ifdef CONFIG_IWLWIFI_DEBUG
  825. u32 inta_mask;
  826. #endif
  827. spin_lock_irqsave(&priv->lock, flags);
  828. /* Ack/clear/reset pending uCode interrupts.
  829. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  830. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  831. inta = iwl_read32(priv, CSR_INT);
  832. iwl_write32(priv, CSR_INT, inta);
  833. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  834. * Any new interrupts that happen after this, either while we're
  835. * in this tasklet, or later, will show up in next ISR/tasklet. */
  836. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  837. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  838. #ifdef CONFIG_IWLWIFI_DEBUG
  839. if (priv->debug_level & IWL_DL_ISR) {
  840. /* just for debug */
  841. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  842. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  843. inta, inta_mask, inta_fh);
  844. }
  845. #endif
  846. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  847. * atomic, make sure that inta covers all the interrupts that
  848. * we've discovered, even if FH interrupt came in just after
  849. * reading CSR_INT. */
  850. if (inta_fh & CSR49_FH_INT_RX_MASK)
  851. inta |= CSR_INT_BIT_FH_RX;
  852. if (inta_fh & CSR49_FH_INT_TX_MASK)
  853. inta |= CSR_INT_BIT_FH_TX;
  854. /* Now service all interrupt bits discovered above. */
  855. if (inta & CSR_INT_BIT_HW_ERR) {
  856. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  857. /* Tell the device to stop sending interrupts */
  858. iwl_disable_interrupts(priv);
  859. iwl_irq_handle_error(priv);
  860. handled |= CSR_INT_BIT_HW_ERR;
  861. spin_unlock_irqrestore(&priv->lock, flags);
  862. return;
  863. }
  864. #ifdef CONFIG_IWLWIFI_DEBUG
  865. if (priv->debug_level & (IWL_DL_ISR)) {
  866. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  867. if (inta & CSR_INT_BIT_SCD)
  868. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  869. "the frame/frames.\n");
  870. /* Alive notification via Rx interrupt will do the real work */
  871. if (inta & CSR_INT_BIT_ALIVE)
  872. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  873. }
  874. #endif
  875. /* Safely ignore these bits for debug checks below */
  876. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  877. /* HW RF KILL switch toggled */
  878. if (inta & CSR_INT_BIT_RF_KILL) {
  879. int hw_rf_kill = 0;
  880. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  881. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  882. hw_rf_kill = 1;
  883. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  884. hw_rf_kill ? "disable radio" : "enable radio");
  885. /* driver only loads ucode once setting the interface up.
  886. * the driver allows loading the ucode even if the radio
  887. * is killed. Hence update the killswitch state here. The
  888. * rfkill handler will care about restarting if needed.
  889. */
  890. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  891. if (hw_rf_kill)
  892. set_bit(STATUS_RF_KILL_HW, &priv->status);
  893. else
  894. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  895. queue_work(priv->workqueue, &priv->rf_kill);
  896. }
  897. handled |= CSR_INT_BIT_RF_KILL;
  898. }
  899. /* Chip got too hot and stopped itself */
  900. if (inta & CSR_INT_BIT_CT_KILL) {
  901. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  902. handled |= CSR_INT_BIT_CT_KILL;
  903. }
  904. /* Error detected by uCode */
  905. if (inta & CSR_INT_BIT_SW_ERR) {
  906. IWL_ERR(priv, "Microcode SW error detected. "
  907. " Restarting 0x%X.\n", inta);
  908. iwl_irq_handle_error(priv);
  909. handled |= CSR_INT_BIT_SW_ERR;
  910. }
  911. /* uCode wakes up after power-down sleep */
  912. if (inta & CSR_INT_BIT_WAKEUP) {
  913. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  914. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  915. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  916. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  917. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  918. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  919. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  920. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  921. handled |= CSR_INT_BIT_WAKEUP;
  922. }
  923. /* All uCode command responses, including Tx command responses,
  924. * Rx "responses" (frame-received notification), and other
  925. * notifications from uCode come through here*/
  926. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  927. iwl_rx_handle(priv);
  928. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  929. }
  930. if (inta & CSR_INT_BIT_FH_TX) {
  931. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  932. handled |= CSR_INT_BIT_FH_TX;
  933. /* FH finished to write, send event */
  934. priv->ucode_write_complete = 1;
  935. wake_up_interruptible(&priv->wait_command_queue);
  936. }
  937. if (inta & ~handled)
  938. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  939. if (inta & ~CSR_INI_SET_MASK) {
  940. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  941. inta & ~CSR_INI_SET_MASK);
  942. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  943. }
  944. /* Re-enable all interrupts */
  945. /* only Re-enable if diabled by irq */
  946. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  947. iwl_enable_interrupts(priv);
  948. #ifdef CONFIG_IWLWIFI_DEBUG
  949. if (priv->debug_level & (IWL_DL_ISR)) {
  950. inta = iwl_read32(priv, CSR_INT);
  951. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  952. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  953. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  954. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  955. }
  956. #endif
  957. spin_unlock_irqrestore(&priv->lock, flags);
  958. }
  959. /******************************************************************************
  960. *
  961. * uCode download functions
  962. *
  963. ******************************************************************************/
  964. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  965. {
  966. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  967. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  968. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  969. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  970. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  971. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  972. }
  973. static void iwl_nic_start(struct iwl_priv *priv)
  974. {
  975. /* Remove all resets to allow NIC to operate */
  976. iwl_write32(priv, CSR_RESET, 0);
  977. }
  978. /**
  979. * iwl_read_ucode - Read uCode images from disk file.
  980. *
  981. * Copy into buffers for card to fetch via bus-mastering
  982. */
  983. static int iwl_read_ucode(struct iwl_priv *priv)
  984. {
  985. struct iwl_ucode *ucode;
  986. int ret = -EINVAL, index;
  987. const struct firmware *ucode_raw;
  988. const char *name_pre = priv->cfg->fw_name_pre;
  989. const unsigned int api_max = priv->cfg->ucode_api_max;
  990. const unsigned int api_min = priv->cfg->ucode_api_min;
  991. char buf[25];
  992. u8 *src;
  993. size_t len;
  994. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  995. /* Ask kernel firmware_class module to get the boot firmware off disk.
  996. * request_firmware() is synchronous, file is in memory on return. */
  997. for (index = api_max; index >= api_min; index--) {
  998. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  999. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1000. if (ret < 0) {
  1001. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1002. buf, ret);
  1003. if (ret == -ENOENT)
  1004. continue;
  1005. else
  1006. goto error;
  1007. } else {
  1008. if (index < api_max)
  1009. IWL_ERR(priv, "Loaded firmware %s, "
  1010. "which is deprecated. "
  1011. "Please use API v%u instead.\n",
  1012. buf, api_max);
  1013. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1014. buf, ucode_raw->size);
  1015. break;
  1016. }
  1017. }
  1018. if (ret < 0)
  1019. goto error;
  1020. /* Make sure that we got at least our header! */
  1021. if (ucode_raw->size < sizeof(*ucode)) {
  1022. IWL_ERR(priv, "File size way too small!\n");
  1023. ret = -EINVAL;
  1024. goto err_release;
  1025. }
  1026. /* Data from ucode file: header followed by uCode images */
  1027. ucode = (void *)ucode_raw->data;
  1028. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1029. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1030. inst_size = le32_to_cpu(ucode->inst_size);
  1031. data_size = le32_to_cpu(ucode->data_size);
  1032. init_size = le32_to_cpu(ucode->init_size);
  1033. init_data_size = le32_to_cpu(ucode->init_data_size);
  1034. boot_size = le32_to_cpu(ucode->boot_size);
  1035. /* api_ver should match the api version forming part of the
  1036. * firmware filename ... but we don't check for that and only rely
  1037. * on the API version read from firmware header from here on forward */
  1038. if (api_ver < api_min || api_ver > api_max) {
  1039. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1040. "Driver supports v%u, firmware is v%u.\n",
  1041. api_max, api_ver);
  1042. priv->ucode_ver = 0;
  1043. ret = -EINVAL;
  1044. goto err_release;
  1045. }
  1046. if (api_ver != api_max)
  1047. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1048. "got v%u. New firmware can be obtained "
  1049. "from http://www.intellinuxwireless.org.\n",
  1050. api_max, api_ver);
  1051. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1052. IWL_UCODE_MAJOR(priv->ucode_ver),
  1053. IWL_UCODE_MINOR(priv->ucode_ver),
  1054. IWL_UCODE_API(priv->ucode_ver),
  1055. IWL_UCODE_SERIAL(priv->ucode_ver));
  1056. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1057. priv->ucode_ver);
  1058. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1059. inst_size);
  1060. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1061. data_size);
  1062. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1063. init_size);
  1064. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1065. init_data_size);
  1066. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1067. boot_size);
  1068. /* Verify size of file vs. image size info in file's header */
  1069. if (ucode_raw->size < sizeof(*ucode) +
  1070. inst_size + data_size + init_size +
  1071. init_data_size + boot_size) {
  1072. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1073. (int)ucode_raw->size);
  1074. ret = -EINVAL;
  1075. goto err_release;
  1076. }
  1077. /* Verify that uCode images will fit in card's SRAM */
  1078. if (inst_size > priv->hw_params.max_inst_size) {
  1079. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1080. inst_size);
  1081. ret = -EINVAL;
  1082. goto err_release;
  1083. }
  1084. if (data_size > priv->hw_params.max_data_size) {
  1085. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1086. data_size);
  1087. ret = -EINVAL;
  1088. goto err_release;
  1089. }
  1090. if (init_size > priv->hw_params.max_inst_size) {
  1091. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1092. init_size);
  1093. ret = -EINVAL;
  1094. goto err_release;
  1095. }
  1096. if (init_data_size > priv->hw_params.max_data_size) {
  1097. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1098. init_data_size);
  1099. ret = -EINVAL;
  1100. goto err_release;
  1101. }
  1102. if (boot_size > priv->hw_params.max_bsm_size) {
  1103. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1104. boot_size);
  1105. ret = -EINVAL;
  1106. goto err_release;
  1107. }
  1108. /* Allocate ucode buffers for card's bus-master loading ... */
  1109. /* Runtime instructions and 2 copies of data:
  1110. * 1) unmodified from disk
  1111. * 2) backup cache for save/restore during power-downs */
  1112. priv->ucode_code.len = inst_size;
  1113. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1114. priv->ucode_data.len = data_size;
  1115. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1116. priv->ucode_data_backup.len = data_size;
  1117. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1118. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1119. !priv->ucode_data_backup.v_addr)
  1120. goto err_pci_alloc;
  1121. /* Initialization instructions and data */
  1122. if (init_size && init_data_size) {
  1123. priv->ucode_init.len = init_size;
  1124. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1125. priv->ucode_init_data.len = init_data_size;
  1126. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1127. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1128. goto err_pci_alloc;
  1129. }
  1130. /* Bootstrap (instructions only, no data) */
  1131. if (boot_size) {
  1132. priv->ucode_boot.len = boot_size;
  1133. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1134. if (!priv->ucode_boot.v_addr)
  1135. goto err_pci_alloc;
  1136. }
  1137. /* Copy images into buffers for card's bus-master reads ... */
  1138. /* Runtime instructions (first block of data in file) */
  1139. src = &ucode->data[0];
  1140. len = priv->ucode_code.len;
  1141. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1142. memcpy(priv->ucode_code.v_addr, src, len);
  1143. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1144. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1145. /* Runtime data (2nd block)
  1146. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1147. src = &ucode->data[inst_size];
  1148. len = priv->ucode_data.len;
  1149. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1150. memcpy(priv->ucode_data.v_addr, src, len);
  1151. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1152. /* Initialization instructions (3rd block) */
  1153. if (init_size) {
  1154. src = &ucode->data[inst_size + data_size];
  1155. len = priv->ucode_init.len;
  1156. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1157. len);
  1158. memcpy(priv->ucode_init.v_addr, src, len);
  1159. }
  1160. /* Initialization data (4th block) */
  1161. if (init_data_size) {
  1162. src = &ucode->data[inst_size + data_size + init_size];
  1163. len = priv->ucode_init_data.len;
  1164. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1165. len);
  1166. memcpy(priv->ucode_init_data.v_addr, src, len);
  1167. }
  1168. /* Bootstrap instructions (5th block) */
  1169. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1170. len = priv->ucode_boot.len;
  1171. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1172. memcpy(priv->ucode_boot.v_addr, src, len);
  1173. /* We have our copies now, allow OS release its copies */
  1174. release_firmware(ucode_raw);
  1175. return 0;
  1176. err_pci_alloc:
  1177. IWL_ERR(priv, "failed to allocate pci memory\n");
  1178. ret = -ENOMEM;
  1179. iwl_dealloc_ucode_pci(priv);
  1180. err_release:
  1181. release_firmware(ucode_raw);
  1182. error:
  1183. return ret;
  1184. }
  1185. /**
  1186. * iwl_alive_start - called after REPLY_ALIVE notification received
  1187. * from protocol/runtime uCode (initialization uCode's
  1188. * Alive gets handled by iwl_init_alive_start()).
  1189. */
  1190. static void iwl_alive_start(struct iwl_priv *priv)
  1191. {
  1192. int ret = 0;
  1193. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1194. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1195. /* We had an error bringing up the hardware, so take it
  1196. * all the way back down so we can try again */
  1197. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1198. goto restart;
  1199. }
  1200. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1201. * This is a paranoid check, because we would not have gotten the
  1202. * "runtime" alive if code weren't properly loaded. */
  1203. if (iwl_verify_ucode(priv)) {
  1204. /* Runtime instruction load was bad;
  1205. * take it all the way back down so we can try again */
  1206. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1207. goto restart;
  1208. }
  1209. priv->cfg->ops->smgmt->clear_station_table(priv);
  1210. ret = priv->cfg->ops->lib->alive_notify(priv);
  1211. if (ret) {
  1212. IWL_WARN(priv,
  1213. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1214. goto restart;
  1215. }
  1216. /* After the ALIVE response, we can send host commands to the uCode */
  1217. set_bit(STATUS_ALIVE, &priv->status);
  1218. if (iwl_is_rfkill(priv))
  1219. return;
  1220. ieee80211_wake_queues(priv->hw);
  1221. priv->active_rate = priv->rates_mask;
  1222. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1223. if (iwl_is_associated(priv)) {
  1224. struct iwl_rxon_cmd *active_rxon =
  1225. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1226. /* apply any changes in staging */
  1227. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1228. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1229. } else {
  1230. /* Initialize our rx_config data */
  1231. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1232. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1233. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1234. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1235. }
  1236. /* Configure Bluetooth device coexistence support */
  1237. iwl_send_bt_config(priv);
  1238. iwl_reset_run_time_calib(priv);
  1239. /* Configure the adapter for unassociated operation */
  1240. iwlcore_commit_rxon(priv);
  1241. /* At this point, the NIC is initialized and operational */
  1242. iwl_rf_kill_ct_config(priv);
  1243. iwl_leds_register(priv);
  1244. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1245. set_bit(STATUS_READY, &priv->status);
  1246. wake_up_interruptible(&priv->wait_command_queue);
  1247. if (priv->error_recovering)
  1248. iwl_error_recovery(priv);
  1249. iwl_power_update_mode(priv, 1);
  1250. /* reassociate for ADHOC mode */
  1251. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1252. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1253. priv->vif);
  1254. if (beacon)
  1255. iwl_mac_beacon_update(priv->hw, beacon);
  1256. }
  1257. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1258. iwl_set_mode(priv, priv->iw_mode);
  1259. return;
  1260. restart:
  1261. queue_work(priv->workqueue, &priv->restart);
  1262. }
  1263. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1264. static void __iwl_down(struct iwl_priv *priv)
  1265. {
  1266. unsigned long flags;
  1267. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1268. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1269. if (!exit_pending)
  1270. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1271. iwl_leds_unregister(priv);
  1272. priv->cfg->ops->smgmt->clear_station_table(priv);
  1273. /* Unblock any waiting calls */
  1274. wake_up_interruptible_all(&priv->wait_command_queue);
  1275. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1276. * exiting the module */
  1277. if (!exit_pending)
  1278. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1279. /* stop and reset the on-board processor */
  1280. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1281. /* tell the device to stop sending interrupts */
  1282. spin_lock_irqsave(&priv->lock, flags);
  1283. iwl_disable_interrupts(priv);
  1284. spin_unlock_irqrestore(&priv->lock, flags);
  1285. iwl_synchronize_irq(priv);
  1286. if (priv->mac80211_registered)
  1287. ieee80211_stop_queues(priv->hw);
  1288. /* If we have not previously called iwl_init() then
  1289. * clear all bits but the RF Kill bits and return */
  1290. if (!iwl_is_init(priv)) {
  1291. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1292. STATUS_RF_KILL_HW |
  1293. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1294. STATUS_RF_KILL_SW |
  1295. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1296. STATUS_GEO_CONFIGURED |
  1297. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1298. STATUS_EXIT_PENDING;
  1299. goto exit;
  1300. }
  1301. /* ...otherwise clear out all the status bits but the RF Kill
  1302. * bits and continue taking the NIC down. */
  1303. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1304. STATUS_RF_KILL_HW |
  1305. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1306. STATUS_RF_KILL_SW |
  1307. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1308. STATUS_GEO_CONFIGURED |
  1309. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1310. STATUS_FW_ERROR |
  1311. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1312. STATUS_EXIT_PENDING;
  1313. spin_lock_irqsave(&priv->lock, flags);
  1314. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1315. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1316. spin_unlock_irqrestore(&priv->lock, flags);
  1317. iwl_txq_ctx_stop(priv);
  1318. iwl_rxq_stop(priv);
  1319. spin_lock_irqsave(&priv->lock, flags);
  1320. if (!iwl_grab_nic_access(priv)) {
  1321. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1322. APMG_CLK_VAL_DMA_CLK_RQT);
  1323. iwl_release_nic_access(priv);
  1324. }
  1325. spin_unlock_irqrestore(&priv->lock, flags);
  1326. udelay(5);
  1327. /* FIXME: apm_ops.suspend(priv) */
  1328. if (exit_pending)
  1329. priv->cfg->ops->lib->apm_ops.stop(priv);
  1330. else
  1331. priv->cfg->ops->lib->apm_ops.reset(priv);
  1332. exit:
  1333. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1334. if (priv->ibss_beacon)
  1335. dev_kfree_skb(priv->ibss_beacon);
  1336. priv->ibss_beacon = NULL;
  1337. /* clear out any free frames */
  1338. iwl_clear_free_frames(priv);
  1339. }
  1340. static void iwl_down(struct iwl_priv *priv)
  1341. {
  1342. mutex_lock(&priv->mutex);
  1343. __iwl_down(priv);
  1344. mutex_unlock(&priv->mutex);
  1345. iwl_cancel_deferred_work(priv);
  1346. }
  1347. #define MAX_HW_RESTARTS 5
  1348. static int __iwl_up(struct iwl_priv *priv)
  1349. {
  1350. int i;
  1351. int ret;
  1352. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1353. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1354. return -EIO;
  1355. }
  1356. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1357. IWL_ERR(priv, "ucode not available for device bringup\n");
  1358. return -EIO;
  1359. }
  1360. /* If platform's RF_KILL switch is NOT set to KILL */
  1361. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1362. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1363. else
  1364. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1365. if (iwl_is_rfkill(priv)) {
  1366. iwl_enable_interrupts(priv);
  1367. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1368. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1369. return 0;
  1370. }
  1371. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1372. ret = iwl_hw_nic_init(priv);
  1373. if (ret) {
  1374. IWL_ERR(priv, "Unable to init nic\n");
  1375. return ret;
  1376. }
  1377. /* make sure rfkill handshake bits are cleared */
  1378. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1379. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1380. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1381. /* clear (again), then enable host interrupts */
  1382. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1383. iwl_enable_interrupts(priv);
  1384. /* really make sure rfkill handshake bits are cleared */
  1385. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1386. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1387. /* Copy original ucode data image from disk into backup cache.
  1388. * This will be used to initialize the on-board processor's
  1389. * data SRAM for a clean start when the runtime program first loads. */
  1390. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1391. priv->ucode_data.len);
  1392. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1393. priv->cfg->ops->smgmt->clear_station_table(priv);
  1394. /* load bootstrap state machine,
  1395. * load bootstrap program into processor's memory,
  1396. * prepare to load the "initialize" uCode */
  1397. ret = priv->cfg->ops->lib->load_ucode(priv);
  1398. if (ret) {
  1399. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1400. ret);
  1401. continue;
  1402. }
  1403. /* Clear out the uCode error bit if it is set */
  1404. clear_bit(STATUS_FW_ERROR, &priv->status);
  1405. /* start card; "initialize" will load runtime ucode */
  1406. iwl_nic_start(priv);
  1407. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1408. return 0;
  1409. }
  1410. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1411. __iwl_down(priv);
  1412. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1413. /* tried to restart and config the device for as long as our
  1414. * patience could withstand */
  1415. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1416. return -EIO;
  1417. }
  1418. /*****************************************************************************
  1419. *
  1420. * Workqueue callbacks
  1421. *
  1422. *****************************************************************************/
  1423. static void iwl_bg_init_alive_start(struct work_struct *data)
  1424. {
  1425. struct iwl_priv *priv =
  1426. container_of(data, struct iwl_priv, init_alive_start.work);
  1427. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1428. return;
  1429. mutex_lock(&priv->mutex);
  1430. priv->cfg->ops->lib->init_alive_start(priv);
  1431. mutex_unlock(&priv->mutex);
  1432. }
  1433. static void iwl_bg_alive_start(struct work_struct *data)
  1434. {
  1435. struct iwl_priv *priv =
  1436. container_of(data, struct iwl_priv, alive_start.work);
  1437. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1438. return;
  1439. mutex_lock(&priv->mutex);
  1440. iwl_alive_start(priv);
  1441. mutex_unlock(&priv->mutex);
  1442. }
  1443. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1444. {
  1445. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1446. run_time_calib_work);
  1447. mutex_lock(&priv->mutex);
  1448. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1449. test_bit(STATUS_SCANNING, &priv->status)) {
  1450. mutex_unlock(&priv->mutex);
  1451. return;
  1452. }
  1453. if (priv->start_calib) {
  1454. iwl_chain_noise_calibration(priv, &priv->statistics);
  1455. iwl_sensitivity_calibration(priv, &priv->statistics);
  1456. }
  1457. mutex_unlock(&priv->mutex);
  1458. return;
  1459. }
  1460. static void iwl_bg_up(struct work_struct *data)
  1461. {
  1462. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1463. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1464. return;
  1465. mutex_lock(&priv->mutex);
  1466. __iwl_up(priv);
  1467. mutex_unlock(&priv->mutex);
  1468. iwl_rfkill_set_hw_state(priv);
  1469. }
  1470. static void iwl_bg_restart(struct work_struct *data)
  1471. {
  1472. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1473. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1474. return;
  1475. iwl_down(priv);
  1476. queue_work(priv->workqueue, &priv->up);
  1477. }
  1478. static void iwl_bg_rx_replenish(struct work_struct *data)
  1479. {
  1480. struct iwl_priv *priv =
  1481. container_of(data, struct iwl_priv, rx_replenish);
  1482. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1483. return;
  1484. mutex_lock(&priv->mutex);
  1485. iwl_rx_replenish(priv);
  1486. mutex_unlock(&priv->mutex);
  1487. }
  1488. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1489. void iwl_post_associate(struct iwl_priv *priv)
  1490. {
  1491. struct ieee80211_conf *conf = NULL;
  1492. int ret = 0;
  1493. unsigned long flags;
  1494. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1495. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1496. return;
  1497. }
  1498. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1499. priv->assoc_id, priv->active_rxon.bssid_addr);
  1500. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1501. return;
  1502. if (!priv->vif || !priv->is_open)
  1503. return;
  1504. iwl_power_cancel_timeout(priv);
  1505. iwl_scan_cancel_timeout(priv, 200);
  1506. conf = ieee80211_get_hw_conf(priv->hw);
  1507. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1508. iwlcore_commit_rxon(priv);
  1509. iwl_setup_rxon_timing(priv);
  1510. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1511. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1512. if (ret)
  1513. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1514. "Attempting to continue.\n");
  1515. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1516. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1517. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1518. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1519. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1520. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1521. priv->assoc_id, priv->beacon_int);
  1522. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1523. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1524. else
  1525. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1526. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1527. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1528. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1529. else
  1530. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1531. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1532. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1533. }
  1534. iwlcore_commit_rxon(priv);
  1535. switch (priv->iw_mode) {
  1536. case NL80211_IFTYPE_STATION:
  1537. break;
  1538. case NL80211_IFTYPE_ADHOC:
  1539. /* assume default assoc id */
  1540. priv->assoc_id = 1;
  1541. iwl_rxon_add_station(priv, priv->bssid, 0);
  1542. iwl_send_beacon_cmd(priv);
  1543. break;
  1544. default:
  1545. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1546. __func__, priv->iw_mode);
  1547. break;
  1548. }
  1549. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1550. priv->assoc_station_added = 1;
  1551. spin_lock_irqsave(&priv->lock, flags);
  1552. iwl_activate_qos(priv, 0);
  1553. spin_unlock_irqrestore(&priv->lock, flags);
  1554. /* the chain noise calibration will enabled PM upon completion
  1555. * If chain noise has already been run, then we need to enable
  1556. * power management here */
  1557. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1558. iwl_power_enable_management(priv);
  1559. /* Enable Rx differential gain and sensitivity calibrations */
  1560. iwl_chain_noise_reset(priv);
  1561. priv->start_calib = 1;
  1562. }
  1563. /*****************************************************************************
  1564. *
  1565. * mac80211 entry point functions
  1566. *
  1567. *****************************************************************************/
  1568. #define UCODE_READY_TIMEOUT (4 * HZ)
  1569. static int iwl_mac_start(struct ieee80211_hw *hw)
  1570. {
  1571. struct iwl_priv *priv = hw->priv;
  1572. int ret;
  1573. IWL_DEBUG_MAC80211(priv, "enter\n");
  1574. /* we should be verifying the device is ready to be opened */
  1575. mutex_lock(&priv->mutex);
  1576. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1577. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1578. * ucode filename and max sizes are card-specific. */
  1579. if (!priv->ucode_code.len) {
  1580. ret = iwl_read_ucode(priv);
  1581. if (ret) {
  1582. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1583. mutex_unlock(&priv->mutex);
  1584. return ret;
  1585. }
  1586. }
  1587. ret = __iwl_up(priv);
  1588. mutex_unlock(&priv->mutex);
  1589. iwl_rfkill_set_hw_state(priv);
  1590. if (ret)
  1591. return ret;
  1592. if (iwl_is_rfkill(priv))
  1593. goto out;
  1594. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1595. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1596. * mac80211 will not be run successfully. */
  1597. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1598. test_bit(STATUS_READY, &priv->status),
  1599. UCODE_READY_TIMEOUT);
  1600. if (!ret) {
  1601. if (!test_bit(STATUS_READY, &priv->status)) {
  1602. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1603. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1604. return -ETIMEDOUT;
  1605. }
  1606. }
  1607. out:
  1608. priv->is_open = 1;
  1609. IWL_DEBUG_MAC80211(priv, "leave\n");
  1610. return 0;
  1611. }
  1612. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1613. {
  1614. struct iwl_priv *priv = hw->priv;
  1615. IWL_DEBUG_MAC80211(priv, "enter\n");
  1616. if (!priv->is_open) {
  1617. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1618. return;
  1619. }
  1620. priv->is_open = 0;
  1621. if (iwl_is_ready_rf(priv)) {
  1622. /* stop mac, cancel any scan request and clear
  1623. * RXON_FILTER_ASSOC_MSK BIT
  1624. */
  1625. mutex_lock(&priv->mutex);
  1626. iwl_scan_cancel_timeout(priv, 100);
  1627. mutex_unlock(&priv->mutex);
  1628. }
  1629. iwl_down(priv);
  1630. flush_workqueue(priv->workqueue);
  1631. /* enable interrupts again in order to receive rfkill changes */
  1632. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1633. iwl_enable_interrupts(priv);
  1634. IWL_DEBUG_MAC80211(priv, "leave\n");
  1635. }
  1636. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1637. {
  1638. struct iwl_priv *priv = hw->priv;
  1639. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1640. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1641. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1642. if (iwl_tx_skb(priv, skb))
  1643. dev_kfree_skb_any(skb);
  1644. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1645. return NETDEV_TX_OK;
  1646. }
  1647. void iwl_config_ap(struct iwl_priv *priv)
  1648. {
  1649. int ret = 0;
  1650. unsigned long flags;
  1651. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1652. return;
  1653. /* The following should be done only at AP bring up */
  1654. if (!iwl_is_associated(priv)) {
  1655. /* RXON - unassoc (to set timing command) */
  1656. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1657. iwlcore_commit_rxon(priv);
  1658. /* RXON Timing */
  1659. iwl_setup_rxon_timing(priv);
  1660. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1661. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1662. if (ret)
  1663. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1664. "Attempting to continue.\n");
  1665. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1666. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1667. /* FIXME: what should be the assoc_id for AP? */
  1668. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1669. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1670. priv->staging_rxon.flags |=
  1671. RXON_FLG_SHORT_PREAMBLE_MSK;
  1672. else
  1673. priv->staging_rxon.flags &=
  1674. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1675. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1676. if (priv->assoc_capability &
  1677. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1678. priv->staging_rxon.flags |=
  1679. RXON_FLG_SHORT_SLOT_MSK;
  1680. else
  1681. priv->staging_rxon.flags &=
  1682. ~RXON_FLG_SHORT_SLOT_MSK;
  1683. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1684. priv->staging_rxon.flags &=
  1685. ~RXON_FLG_SHORT_SLOT_MSK;
  1686. }
  1687. /* restore RXON assoc */
  1688. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1689. iwlcore_commit_rxon(priv);
  1690. spin_lock_irqsave(&priv->lock, flags);
  1691. iwl_activate_qos(priv, 1);
  1692. spin_unlock_irqrestore(&priv->lock, flags);
  1693. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  1694. }
  1695. iwl_send_beacon_cmd(priv);
  1696. /* FIXME - we need to add code here to detect a totally new
  1697. * configuration, reset the AP, unassoc, rxon timing, assoc,
  1698. * clear sta table, add BCAST sta... */
  1699. }
  1700. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  1701. struct ieee80211_key_conf *keyconf, const u8 *addr,
  1702. u32 iv32, u16 *phase1key)
  1703. {
  1704. struct iwl_priv *priv = hw->priv;
  1705. IWL_DEBUG_MAC80211(priv, "enter\n");
  1706. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  1707. IWL_DEBUG_MAC80211(priv, "leave\n");
  1708. }
  1709. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  1710. struct ieee80211_vif *vif,
  1711. struct ieee80211_sta *sta,
  1712. struct ieee80211_key_conf *key)
  1713. {
  1714. struct iwl_priv *priv = hw->priv;
  1715. const u8 *addr;
  1716. int ret;
  1717. u8 sta_id;
  1718. bool is_default_wep_key = false;
  1719. IWL_DEBUG_MAC80211(priv, "enter\n");
  1720. if (priv->hw_params.sw_crypto) {
  1721. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  1722. return -EOPNOTSUPP;
  1723. }
  1724. addr = sta ? sta->addr : iwl_bcast_addr;
  1725. sta_id = priv->cfg->ops->smgmt->find_station(priv, addr);
  1726. if (sta_id == IWL_INVALID_STATION) {
  1727. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  1728. addr);
  1729. return -EINVAL;
  1730. }
  1731. mutex_lock(&priv->mutex);
  1732. iwl_scan_cancel_timeout(priv, 100);
  1733. mutex_unlock(&priv->mutex);
  1734. /* If we are getting WEP group key and we didn't receive any key mapping
  1735. * so far, we are in legacy wep mode (group key only), otherwise we are
  1736. * in 1X mode.
  1737. * In legacy wep mode, we use another host command to the uCode */
  1738. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  1739. priv->iw_mode != NL80211_IFTYPE_AP) {
  1740. if (cmd == SET_KEY)
  1741. is_default_wep_key = !priv->key_mapping_key;
  1742. else
  1743. is_default_wep_key =
  1744. (key->hw_key_idx == HW_KEY_DEFAULT);
  1745. }
  1746. switch (cmd) {
  1747. case SET_KEY:
  1748. if (is_default_wep_key)
  1749. ret = iwl_set_default_wep_key(priv, key);
  1750. else
  1751. ret = iwl_set_dynamic_key(priv, key, sta_id);
  1752. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  1753. break;
  1754. case DISABLE_KEY:
  1755. if (is_default_wep_key)
  1756. ret = iwl_remove_default_wep_key(priv, key);
  1757. else
  1758. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  1759. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  1760. break;
  1761. default:
  1762. ret = -EINVAL;
  1763. }
  1764. IWL_DEBUG_MAC80211(priv, "leave\n");
  1765. return ret;
  1766. }
  1767. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  1768. enum ieee80211_ampdu_mlme_action action,
  1769. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  1770. {
  1771. struct iwl_priv *priv = hw->priv;
  1772. int ret;
  1773. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  1774. sta->addr, tid);
  1775. if (!(priv->cfg->sku & IWL_SKU_N))
  1776. return -EACCES;
  1777. switch (action) {
  1778. case IEEE80211_AMPDU_RX_START:
  1779. IWL_DEBUG_HT(priv, "start Rx\n");
  1780. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  1781. case IEEE80211_AMPDU_RX_STOP:
  1782. IWL_DEBUG_HT(priv, "stop Rx\n");
  1783. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  1784. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1785. return 0;
  1786. else
  1787. return ret;
  1788. case IEEE80211_AMPDU_TX_START:
  1789. IWL_DEBUG_HT(priv, "start Tx\n");
  1790. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  1791. case IEEE80211_AMPDU_TX_STOP:
  1792. IWL_DEBUG_HT(priv, "stop Tx\n");
  1793. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  1794. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1795. return 0;
  1796. else
  1797. return ret;
  1798. default:
  1799. IWL_DEBUG_HT(priv, "unknown\n");
  1800. return -EINVAL;
  1801. break;
  1802. }
  1803. return 0;
  1804. }
  1805. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  1806. struct ieee80211_tx_queue_stats *stats)
  1807. {
  1808. struct iwl_priv *priv = hw->priv;
  1809. int i, avail;
  1810. struct iwl_tx_queue *txq;
  1811. struct iwl_queue *q;
  1812. unsigned long flags;
  1813. IWL_DEBUG_MAC80211(priv, "enter\n");
  1814. if (!iwl_is_ready_rf(priv)) {
  1815. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1816. return -EIO;
  1817. }
  1818. spin_lock_irqsave(&priv->lock, flags);
  1819. for (i = 0; i < AC_NUM; i++) {
  1820. txq = &priv->txq[i];
  1821. q = &txq->q;
  1822. avail = iwl_queue_space(q);
  1823. stats[i].len = q->n_window - avail;
  1824. stats[i].limit = q->n_window - q->high_mark;
  1825. stats[i].count = q->n_window;
  1826. }
  1827. spin_unlock_irqrestore(&priv->lock, flags);
  1828. IWL_DEBUG_MAC80211(priv, "leave\n");
  1829. return 0;
  1830. }
  1831. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  1832. struct ieee80211_low_level_stats *stats)
  1833. {
  1834. struct iwl_priv *priv = hw->priv;
  1835. priv = hw->priv;
  1836. IWL_DEBUG_MAC80211(priv, "enter\n");
  1837. IWL_DEBUG_MAC80211(priv, "leave\n");
  1838. return 0;
  1839. }
  1840. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  1841. {
  1842. struct iwl_priv *priv = hw->priv;
  1843. unsigned long flags;
  1844. mutex_lock(&priv->mutex);
  1845. IWL_DEBUG_MAC80211(priv, "enter\n");
  1846. spin_lock_irqsave(&priv->lock, flags);
  1847. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  1848. spin_unlock_irqrestore(&priv->lock, flags);
  1849. iwl_reset_qos(priv);
  1850. spin_lock_irqsave(&priv->lock, flags);
  1851. priv->assoc_id = 0;
  1852. priv->assoc_capability = 0;
  1853. priv->assoc_station_added = 0;
  1854. /* new association get rid of ibss beacon skb */
  1855. if (priv->ibss_beacon)
  1856. dev_kfree_skb(priv->ibss_beacon);
  1857. priv->ibss_beacon = NULL;
  1858. priv->beacon_int = priv->hw->conf.beacon_int;
  1859. priv->timestamp = 0;
  1860. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  1861. priv->beacon_int = 0;
  1862. spin_unlock_irqrestore(&priv->lock, flags);
  1863. if (!iwl_is_ready_rf(priv)) {
  1864. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1865. mutex_unlock(&priv->mutex);
  1866. return;
  1867. }
  1868. /* we are restarting association process
  1869. * clear RXON_FILTER_ASSOC_MSK bit
  1870. */
  1871. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  1872. iwl_scan_cancel_timeout(priv, 100);
  1873. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1874. iwlcore_commit_rxon(priv);
  1875. }
  1876. iwl_power_update_mode(priv, 0);
  1877. /* Per mac80211.h: This is only used in IBSS mode... */
  1878. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  1879. /* switch to CAM during association period.
  1880. * the ucode will block any association/authentication
  1881. * frome during assiciation period if it can not hear
  1882. * the AP because of PM. the timer enable PM back is
  1883. * association do not complete
  1884. */
  1885. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  1886. IEEE80211_CHAN_RADAR))
  1887. iwl_power_disable_management(priv, 3000);
  1888. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  1889. mutex_unlock(&priv->mutex);
  1890. return;
  1891. }
  1892. iwl_set_rate(priv);
  1893. mutex_unlock(&priv->mutex);
  1894. IWL_DEBUG_MAC80211(priv, "leave\n");
  1895. }
  1896. /*****************************************************************************
  1897. *
  1898. * sysfs attributes
  1899. *
  1900. *****************************************************************************/
  1901. #ifdef CONFIG_IWLWIFI_DEBUG
  1902. /*
  1903. * The following adds a new attribute to the sysfs representation
  1904. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  1905. * used for controlling the debug level.
  1906. *
  1907. * See the level definitions in iwl for details.
  1908. */
  1909. static ssize_t show_debug_level(struct device *d,
  1910. struct device_attribute *attr, char *buf)
  1911. {
  1912. struct iwl_priv *priv = d->driver_data;
  1913. return sprintf(buf, "0x%08X\n", priv->debug_level);
  1914. }
  1915. static ssize_t store_debug_level(struct device *d,
  1916. struct device_attribute *attr,
  1917. const char *buf, size_t count)
  1918. {
  1919. struct iwl_priv *priv = d->driver_data;
  1920. unsigned long val;
  1921. int ret;
  1922. ret = strict_strtoul(buf, 0, &val);
  1923. if (ret)
  1924. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  1925. else
  1926. priv->debug_level = val;
  1927. return strnlen(buf, count);
  1928. }
  1929. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  1930. show_debug_level, store_debug_level);
  1931. #endif /* CONFIG_IWLWIFI_DEBUG */
  1932. static ssize_t show_version(struct device *d,
  1933. struct device_attribute *attr, char *buf)
  1934. {
  1935. struct iwl_priv *priv = d->driver_data;
  1936. struct iwl_alive_resp *palive = &priv->card_alive;
  1937. ssize_t pos = 0;
  1938. u16 eeprom_ver;
  1939. if (palive->is_valid)
  1940. pos += sprintf(buf + pos,
  1941. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  1942. "fw type: 0x%01X 0x%01X\n",
  1943. palive->ucode_major, palive->ucode_minor,
  1944. palive->sw_rev[0], palive->sw_rev[1],
  1945. palive->ver_type, palive->ver_subtype);
  1946. else
  1947. pos += sprintf(buf + pos, "fw not loaded\n");
  1948. if (priv->eeprom) {
  1949. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1950. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  1951. eeprom_ver);
  1952. } else {
  1953. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  1954. }
  1955. return pos;
  1956. }
  1957. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  1958. static ssize_t show_temperature(struct device *d,
  1959. struct device_attribute *attr, char *buf)
  1960. {
  1961. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1962. if (!iwl_is_alive(priv))
  1963. return -EAGAIN;
  1964. return sprintf(buf, "%d\n", priv->temperature);
  1965. }
  1966. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  1967. static ssize_t show_tx_power(struct device *d,
  1968. struct device_attribute *attr, char *buf)
  1969. {
  1970. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1971. if (!iwl_is_ready_rf(priv))
  1972. return sprintf(buf, "off\n");
  1973. else
  1974. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  1975. }
  1976. static ssize_t store_tx_power(struct device *d,
  1977. struct device_attribute *attr,
  1978. const char *buf, size_t count)
  1979. {
  1980. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1981. unsigned long val;
  1982. int ret;
  1983. ret = strict_strtoul(buf, 10, &val);
  1984. if (ret)
  1985. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  1986. else
  1987. iwl_set_tx_power(priv, val, false);
  1988. return count;
  1989. }
  1990. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  1991. static ssize_t show_flags(struct device *d,
  1992. struct device_attribute *attr, char *buf)
  1993. {
  1994. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  1995. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  1996. }
  1997. static ssize_t store_flags(struct device *d,
  1998. struct device_attribute *attr,
  1999. const char *buf, size_t count)
  2000. {
  2001. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2002. unsigned long val;
  2003. u32 flags;
  2004. int ret = strict_strtoul(buf, 0, &val);
  2005. if (ret)
  2006. return ret;
  2007. flags = (u32)val;
  2008. mutex_lock(&priv->mutex);
  2009. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2010. /* Cancel any currently running scans... */
  2011. if (iwl_scan_cancel_timeout(priv, 100))
  2012. IWL_WARN(priv, "Could not cancel scan.\n");
  2013. else {
  2014. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2015. priv->staging_rxon.flags = cpu_to_le32(flags);
  2016. iwlcore_commit_rxon(priv);
  2017. }
  2018. }
  2019. mutex_unlock(&priv->mutex);
  2020. return count;
  2021. }
  2022. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2023. static ssize_t show_filter_flags(struct device *d,
  2024. struct device_attribute *attr, char *buf)
  2025. {
  2026. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2027. return sprintf(buf, "0x%04X\n",
  2028. le32_to_cpu(priv->active_rxon.filter_flags));
  2029. }
  2030. static ssize_t store_filter_flags(struct device *d,
  2031. struct device_attribute *attr,
  2032. const char *buf, size_t count)
  2033. {
  2034. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2035. unsigned long val;
  2036. u32 filter_flags;
  2037. int ret = strict_strtoul(buf, 0, &val);
  2038. if (ret)
  2039. return ret;
  2040. filter_flags = (u32)val;
  2041. mutex_lock(&priv->mutex);
  2042. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2043. /* Cancel any currently running scans... */
  2044. if (iwl_scan_cancel_timeout(priv, 100))
  2045. IWL_WARN(priv, "Could not cancel scan.\n");
  2046. else {
  2047. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2048. "0x%04X\n", filter_flags);
  2049. priv->staging_rxon.filter_flags =
  2050. cpu_to_le32(filter_flags);
  2051. iwlcore_commit_rxon(priv);
  2052. }
  2053. }
  2054. mutex_unlock(&priv->mutex);
  2055. return count;
  2056. }
  2057. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2058. store_filter_flags);
  2059. static ssize_t store_power_level(struct device *d,
  2060. struct device_attribute *attr,
  2061. const char *buf, size_t count)
  2062. {
  2063. struct iwl_priv *priv = dev_get_drvdata(d);
  2064. int ret;
  2065. unsigned long mode;
  2066. mutex_lock(&priv->mutex);
  2067. ret = strict_strtoul(buf, 10, &mode);
  2068. if (ret)
  2069. goto out;
  2070. ret = iwl_power_set_user_mode(priv, mode);
  2071. if (ret) {
  2072. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2073. goto out;
  2074. }
  2075. ret = count;
  2076. out:
  2077. mutex_unlock(&priv->mutex);
  2078. return ret;
  2079. }
  2080. static ssize_t show_power_level(struct device *d,
  2081. struct device_attribute *attr, char *buf)
  2082. {
  2083. struct iwl_priv *priv = dev_get_drvdata(d);
  2084. int mode = priv->power_data.user_power_setting;
  2085. int system = priv->power_data.system_power_setting;
  2086. int level = priv->power_data.power_mode;
  2087. char *p = buf;
  2088. switch (system) {
  2089. case IWL_POWER_SYS_AUTO:
  2090. p += sprintf(p, "SYSTEM:auto");
  2091. break;
  2092. case IWL_POWER_SYS_AC:
  2093. p += sprintf(p, "SYSTEM:ac");
  2094. break;
  2095. case IWL_POWER_SYS_BATTERY:
  2096. p += sprintf(p, "SYSTEM:battery");
  2097. break;
  2098. }
  2099. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2100. "fixed" : "auto");
  2101. p += sprintf(p, "\tINDEX:%d", level);
  2102. p += sprintf(p, "\n");
  2103. return p - buf + 1;
  2104. }
  2105. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2106. store_power_level);
  2107. static ssize_t show_statistics(struct device *d,
  2108. struct device_attribute *attr, char *buf)
  2109. {
  2110. struct iwl_priv *priv = dev_get_drvdata(d);
  2111. u32 size = sizeof(struct iwl_notif_statistics);
  2112. u32 len = 0, ofs = 0;
  2113. u8 *data = (u8 *)&priv->statistics;
  2114. int rc = 0;
  2115. if (!iwl_is_alive(priv))
  2116. return -EAGAIN;
  2117. mutex_lock(&priv->mutex);
  2118. rc = iwl_send_statistics_request(priv, 0);
  2119. mutex_unlock(&priv->mutex);
  2120. if (rc) {
  2121. len = sprintf(buf,
  2122. "Error sending statistics request: 0x%08X\n", rc);
  2123. return len;
  2124. }
  2125. while (size && (PAGE_SIZE - len)) {
  2126. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2127. PAGE_SIZE - len, 1);
  2128. len = strlen(buf);
  2129. if (PAGE_SIZE - len)
  2130. buf[len++] = '\n';
  2131. ofs += 16;
  2132. size -= min(size, 16U);
  2133. }
  2134. return len;
  2135. }
  2136. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2137. /*****************************************************************************
  2138. *
  2139. * driver setup and teardown
  2140. *
  2141. *****************************************************************************/
  2142. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2143. {
  2144. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2145. init_waitqueue_head(&priv->wait_command_queue);
  2146. INIT_WORK(&priv->up, iwl_bg_up);
  2147. INIT_WORK(&priv->restart, iwl_bg_restart);
  2148. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2149. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2150. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2151. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2152. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2153. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2154. iwl_setup_scan_deferred_work(priv);
  2155. iwl_setup_power_deferred_work(priv);
  2156. if (priv->cfg->ops->lib->setup_deferred_work)
  2157. priv->cfg->ops->lib->setup_deferred_work(priv);
  2158. init_timer(&priv->statistics_periodic);
  2159. priv->statistics_periodic.data = (unsigned long)priv;
  2160. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2161. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2162. iwl_irq_tasklet, (unsigned long)priv);
  2163. }
  2164. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2165. {
  2166. if (priv->cfg->ops->lib->cancel_deferred_work)
  2167. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2168. cancel_delayed_work_sync(&priv->init_alive_start);
  2169. cancel_delayed_work(&priv->scan_check);
  2170. cancel_delayed_work_sync(&priv->set_power_save);
  2171. cancel_delayed_work(&priv->alive_start);
  2172. cancel_work_sync(&priv->beacon_update);
  2173. del_timer_sync(&priv->statistics_periodic);
  2174. }
  2175. static struct attribute *iwl_sysfs_entries[] = {
  2176. &dev_attr_flags.attr,
  2177. &dev_attr_filter_flags.attr,
  2178. &dev_attr_power_level.attr,
  2179. &dev_attr_statistics.attr,
  2180. &dev_attr_temperature.attr,
  2181. &dev_attr_tx_power.attr,
  2182. #ifdef CONFIG_IWLWIFI_DEBUG
  2183. &dev_attr_debug_level.attr,
  2184. #endif
  2185. &dev_attr_version.attr,
  2186. NULL
  2187. };
  2188. static struct attribute_group iwl_attribute_group = {
  2189. .name = NULL, /* put in device directory */
  2190. .attrs = iwl_sysfs_entries,
  2191. };
  2192. static struct ieee80211_ops iwl_hw_ops = {
  2193. .tx = iwl_mac_tx,
  2194. .start = iwl_mac_start,
  2195. .stop = iwl_mac_stop,
  2196. .add_interface = iwl_mac_add_interface,
  2197. .remove_interface = iwl_mac_remove_interface,
  2198. .config = iwl_mac_config,
  2199. .config_interface = iwl_mac_config_interface,
  2200. .configure_filter = iwl_configure_filter,
  2201. .set_key = iwl_mac_set_key,
  2202. .update_tkip_key = iwl_mac_update_tkip_key,
  2203. .get_stats = iwl_mac_get_stats,
  2204. .get_tx_stats = iwl_mac_get_tx_stats,
  2205. .conf_tx = iwl_mac_conf_tx,
  2206. .reset_tsf = iwl_mac_reset_tsf,
  2207. .bss_info_changed = iwl_bss_info_changed,
  2208. .ampdu_action = iwl_mac_ampdu_action,
  2209. .hw_scan = iwl_mac_hw_scan
  2210. };
  2211. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2212. {
  2213. int err = 0;
  2214. struct iwl_priv *priv;
  2215. struct ieee80211_hw *hw;
  2216. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2217. unsigned long flags;
  2218. u16 pci_cmd;
  2219. /************************
  2220. * 1. Allocating HW data
  2221. ************************/
  2222. /* Disabling hardware scan means that mac80211 will perform scans
  2223. * "the hard way", rather than using device's scan. */
  2224. if (cfg->mod_params->disable_hw_scan) {
  2225. if (cfg->mod_params->debug & IWL_DL_INFO)
  2226. dev_printk(KERN_DEBUG, &(pdev->dev),
  2227. "Disabling hw_scan\n");
  2228. iwl_hw_ops.hw_scan = NULL;
  2229. }
  2230. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2231. if (!hw) {
  2232. err = -ENOMEM;
  2233. goto out;
  2234. }
  2235. priv = hw->priv;
  2236. /* At this point both hw and priv are allocated. */
  2237. SET_IEEE80211_DEV(hw, &pdev->dev);
  2238. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2239. priv->cfg = cfg;
  2240. priv->pci_dev = pdev;
  2241. #ifdef CONFIG_IWLWIFI_DEBUG
  2242. priv->debug_level = priv->cfg->mod_params->debug;
  2243. atomic_set(&priv->restrict_refcnt, 0);
  2244. #endif
  2245. /**************************
  2246. * 2. Initializing PCI bus
  2247. **************************/
  2248. if (pci_enable_device(pdev)) {
  2249. err = -ENODEV;
  2250. goto out_ieee80211_free_hw;
  2251. }
  2252. pci_set_master(pdev);
  2253. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2254. if (!err)
  2255. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2256. if (err) {
  2257. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2258. if (!err)
  2259. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2260. /* both attempts failed: */
  2261. if (err) {
  2262. IWL_WARN(priv, "No suitable DMA available.\n");
  2263. goto out_pci_disable_device;
  2264. }
  2265. }
  2266. err = pci_request_regions(pdev, DRV_NAME);
  2267. if (err)
  2268. goto out_pci_disable_device;
  2269. pci_set_drvdata(pdev, priv);
  2270. /***********************
  2271. * 3. Read REV register
  2272. ***********************/
  2273. priv->hw_base = pci_iomap(pdev, 0, 0);
  2274. if (!priv->hw_base) {
  2275. err = -ENODEV;
  2276. goto out_pci_release_regions;
  2277. }
  2278. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2279. (unsigned long long) pci_resource_len(pdev, 0));
  2280. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2281. iwl_hw_detect(priv);
  2282. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2283. priv->cfg->name, priv->hw_rev);
  2284. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2285. * PCI Tx retries from interfering with C3 CPU state */
  2286. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2287. /* amp init */
  2288. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2289. if (err < 0) {
  2290. IWL_ERR(priv, "Failed to init APMG\n");
  2291. goto out_iounmap;
  2292. }
  2293. /*****************
  2294. * 4. Read EEPROM
  2295. *****************/
  2296. /* Read the EEPROM */
  2297. err = iwl_eeprom_init(priv);
  2298. if (err) {
  2299. IWL_ERR(priv, "Unable to init EEPROM\n");
  2300. goto out_iounmap;
  2301. }
  2302. err = iwl_eeprom_check_version(priv);
  2303. if (err)
  2304. goto out_free_eeprom;
  2305. /* extract MAC Address */
  2306. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2307. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2308. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2309. /************************
  2310. * 5. Setup HW constants
  2311. ************************/
  2312. if (iwl_set_hw_params(priv)) {
  2313. IWL_ERR(priv, "failed to set hw parameters\n");
  2314. goto out_free_eeprom;
  2315. }
  2316. /*******************
  2317. * 6. Setup priv
  2318. *******************/
  2319. err = iwl_init_drv(priv);
  2320. if (err)
  2321. goto out_free_eeprom;
  2322. /* At this point both hw and priv are initialized. */
  2323. /**********************************
  2324. * 7. Initialize module parameters
  2325. **********************************/
  2326. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2327. if (priv->cfg->mod_params->disable) {
  2328. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2329. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2330. }
  2331. /********************
  2332. * 8. Setup services
  2333. ********************/
  2334. spin_lock_irqsave(&priv->lock, flags);
  2335. iwl_disable_interrupts(priv);
  2336. spin_unlock_irqrestore(&priv->lock, flags);
  2337. pci_enable_msi(priv->pci_dev);
  2338. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2339. DRV_NAME, priv);
  2340. if (err) {
  2341. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2342. goto out_disable_msi;
  2343. }
  2344. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2345. if (err) {
  2346. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2347. goto out_free_irq;
  2348. }
  2349. iwl_setup_deferred_work(priv);
  2350. iwl_setup_rx_handlers(priv);
  2351. /**********************************
  2352. * 9. Setup and register mac80211
  2353. **********************************/
  2354. /* enable interrupts if needed: hw bug w/a */
  2355. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2356. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2357. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2358. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2359. }
  2360. iwl_enable_interrupts(priv);
  2361. err = iwl_setup_mac(priv);
  2362. if (err)
  2363. goto out_remove_sysfs;
  2364. err = iwl_dbgfs_register(priv, DRV_NAME);
  2365. if (err)
  2366. IWL_ERR(priv, "failed to create debugfs files\n");
  2367. /* If platform's RF_KILL switch is NOT set to KILL */
  2368. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2369. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2370. else
  2371. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2372. err = iwl_rfkill_init(priv);
  2373. if (err)
  2374. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2375. "Ignoring error: %d\n", err);
  2376. else
  2377. iwl_rfkill_set_hw_state(priv);
  2378. iwl_power_initialize(priv);
  2379. return 0;
  2380. out_remove_sysfs:
  2381. destroy_workqueue(priv->workqueue);
  2382. priv->workqueue = NULL;
  2383. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2384. out_free_irq:
  2385. free_irq(priv->pci_dev->irq, priv);
  2386. out_disable_msi:
  2387. pci_disable_msi(priv->pci_dev);
  2388. iwl_uninit_drv(priv);
  2389. out_free_eeprom:
  2390. iwl_eeprom_free(priv);
  2391. out_iounmap:
  2392. pci_iounmap(pdev, priv->hw_base);
  2393. out_pci_release_regions:
  2394. pci_set_drvdata(pdev, NULL);
  2395. pci_release_regions(pdev);
  2396. out_pci_disable_device:
  2397. pci_disable_device(pdev);
  2398. out_ieee80211_free_hw:
  2399. ieee80211_free_hw(priv->hw);
  2400. out:
  2401. return err;
  2402. }
  2403. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2404. {
  2405. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2406. unsigned long flags;
  2407. if (!priv)
  2408. return;
  2409. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2410. iwl_dbgfs_unregister(priv);
  2411. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2412. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2413. * to be called and iwl_down since we are removing the device
  2414. * we need to set STATUS_EXIT_PENDING bit.
  2415. */
  2416. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2417. if (priv->mac80211_registered) {
  2418. ieee80211_unregister_hw(priv->hw);
  2419. priv->mac80211_registered = 0;
  2420. } else {
  2421. iwl_down(priv);
  2422. }
  2423. /* make sure we flush any pending irq or
  2424. * tasklet for the driver
  2425. */
  2426. spin_lock_irqsave(&priv->lock, flags);
  2427. iwl_disable_interrupts(priv);
  2428. spin_unlock_irqrestore(&priv->lock, flags);
  2429. iwl_synchronize_irq(priv);
  2430. iwl_rfkill_unregister(priv);
  2431. iwl_dealloc_ucode_pci(priv);
  2432. if (priv->rxq.bd)
  2433. iwl_rx_queue_free(priv, &priv->rxq);
  2434. iwl_hw_txq_ctx_free(priv);
  2435. priv->cfg->ops->smgmt->clear_station_table(priv);
  2436. iwl_eeprom_free(priv);
  2437. /*netif_stop_queue(dev); */
  2438. flush_workqueue(priv->workqueue);
  2439. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  2440. * priv->workqueue... so we can't take down the workqueue
  2441. * until now... */
  2442. destroy_workqueue(priv->workqueue);
  2443. priv->workqueue = NULL;
  2444. free_irq(priv->pci_dev->irq, priv);
  2445. pci_disable_msi(priv->pci_dev);
  2446. pci_iounmap(pdev, priv->hw_base);
  2447. pci_release_regions(pdev);
  2448. pci_disable_device(pdev);
  2449. pci_set_drvdata(pdev, NULL);
  2450. iwl_uninit_drv(priv);
  2451. if (priv->ibss_beacon)
  2452. dev_kfree_skb(priv->ibss_beacon);
  2453. ieee80211_free_hw(priv->hw);
  2454. }
  2455. /*****************************************************************************
  2456. *
  2457. * driver and module entry point
  2458. *
  2459. *****************************************************************************/
  2460. /* Hardware specific file defines the PCI IDs table for that hardware module */
  2461. static struct pci_device_id iwl_hw_card_ids[] = {
  2462. #ifdef CONFIG_IWL4965
  2463. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  2464. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  2465. #endif /* CONFIG_IWL4965 */
  2466. #ifdef CONFIG_IWL5000
  2467. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  2468. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  2469. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  2470. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  2471. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  2472. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  2473. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  2474. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  2475. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  2476. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  2477. /* 5350 WiFi/WiMax */
  2478. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  2479. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  2480. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  2481. /* 5150 Wifi/WiMax */
  2482. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  2483. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  2484. /* 6000/6050 Series */
  2485. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  2486. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  2487. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  2488. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2489. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2490. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  2491. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  2492. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2493. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2494. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  2495. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  2496. /* 1000 Series WiFi */
  2497. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2498. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl1000_bgn_cfg)},
  2499. #endif /* CONFIG_IWL5000 */
  2500. {0}
  2501. };
  2502. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  2503. static struct pci_driver iwl_driver = {
  2504. .name = DRV_NAME,
  2505. .id_table = iwl_hw_card_ids,
  2506. .probe = iwl_pci_probe,
  2507. .remove = __devexit_p(iwl_pci_remove),
  2508. #ifdef CONFIG_PM
  2509. .suspend = iwl_pci_suspend,
  2510. .resume = iwl_pci_resume,
  2511. #endif
  2512. };
  2513. static int __init iwl_init(void)
  2514. {
  2515. int ret;
  2516. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  2517. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  2518. ret = iwlagn_rate_control_register();
  2519. if (ret) {
  2520. printk(KERN_ERR DRV_NAME
  2521. "Unable to register rate control algorithm: %d\n", ret);
  2522. return ret;
  2523. }
  2524. ret = pci_register_driver(&iwl_driver);
  2525. if (ret) {
  2526. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  2527. goto error_register;
  2528. }
  2529. return ret;
  2530. error_register:
  2531. iwlagn_rate_control_unregister();
  2532. return ret;
  2533. }
  2534. static void __exit iwl_exit(void)
  2535. {
  2536. pci_unregister_driver(&iwl_driver);
  2537. iwlagn_rate_control_unregister();
  2538. }
  2539. module_exit(iwl_exit);
  2540. module_init(iwl_init);