iwl-agn.c 95 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLWIFI_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. ret = iwl_check_rxon_cmd(priv);
  101. if (ret) {
  102. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  103. return -EINVAL;
  104. }
  105. /* If we don't need to send a full RXON, we can use
  106. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  107. * and other flags for the current radio configuration. */
  108. if (!iwl_full_rxon_required(priv)) {
  109. ret = iwl_send_rxon_assoc(priv);
  110. if (ret) {
  111. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  112. return ret;
  113. }
  114. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  115. return 0;
  116. }
  117. /* station table will be cleared */
  118. priv->assoc_station_added = 0;
  119. /* If we are currently associated and the new config requires
  120. * an RXON_ASSOC and the new config wants the associated mask enabled,
  121. * we must clear the associated from the active configuration
  122. * before we apply the new config */
  123. if (iwl_is_associated(priv) && new_assoc) {
  124. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  125. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  126. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  127. sizeof(struct iwl_rxon_cmd),
  128. &priv->active_rxon);
  129. /* If the mask clearing failed then we set
  130. * active_rxon back to what it was previously */
  131. if (ret) {
  132. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  133. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  134. return ret;
  135. }
  136. }
  137. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  138. "* with%s RXON_FILTER_ASSOC_MSK\n"
  139. "* channel = %d\n"
  140. "* bssid = %pM\n",
  141. (new_assoc ? "" : "out"),
  142. le16_to_cpu(priv->staging_rxon.channel),
  143. priv->staging_rxon.bssid_addr);
  144. iwl_set_rxon_hwcrypto(priv, !priv->cfg->mod_params->sw_crypto);
  145. /* Apply the new configuration
  146. * RXON unassoc clears the station table in uCode, send it before
  147. * we add the bcast station. If assoc bit is set, we will send RXON
  148. * after having added the bcast and bssid station.
  149. */
  150. if (!new_assoc) {
  151. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  152. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  153. if (ret) {
  154. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  155. return ret;
  156. }
  157. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  158. }
  159. iwl_clear_stations_table(priv);
  160. priv->start_calib = 0;
  161. /* Add the broadcast address so we can send broadcast frames */
  162. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  163. IWL_INVALID_STATION) {
  164. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  165. return -EIO;
  166. }
  167. /* If we have set the ASSOC_MSK and we are in BSS mode then
  168. * add the IWL_AP_ID to the station rate table */
  169. if (new_assoc) {
  170. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  171. ret = iwl_rxon_add_station(priv,
  172. priv->active_rxon.bssid_addr, 1);
  173. if (ret == IWL_INVALID_STATION) {
  174. IWL_ERR(priv,
  175. "Error adding AP address for TX.\n");
  176. return -EIO;
  177. }
  178. priv->assoc_station_added = 1;
  179. if (priv->default_wep_key &&
  180. iwl_send_static_wepkey_cmd(priv, 0))
  181. IWL_ERR(priv,
  182. "Could not send WEP static key.\n");
  183. }
  184. /*
  185. * allow CTS-to-self if possible for new association.
  186. * this is relevant only for 5000 series and up,
  187. * but will not damage 4965
  188. */
  189. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  190. /* Apply the new configuration
  191. * RXON assoc doesn't clear the station table in uCode,
  192. */
  193. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  194. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  195. if (ret) {
  196. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  197. return ret;
  198. }
  199. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  200. }
  201. iwl_init_sensitivity(priv);
  202. /* If we issue a new RXON command which required a tune then we must
  203. * send a new TXPOWER command or we won't be able to Tx any frames */
  204. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  205. if (ret) {
  206. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  207. return ret;
  208. }
  209. return 0;
  210. }
  211. void iwl_update_chain_flags(struct iwl_priv *priv)
  212. {
  213. if (priv->cfg->ops->hcmd->set_rxon_chain)
  214. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  215. iwlcore_commit_rxon(priv);
  216. }
  217. static void iwl_clear_free_frames(struct iwl_priv *priv)
  218. {
  219. struct list_head *element;
  220. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  221. priv->frames_count);
  222. while (!list_empty(&priv->free_frames)) {
  223. element = priv->free_frames.next;
  224. list_del(element);
  225. kfree(list_entry(element, struct iwl_frame, list));
  226. priv->frames_count--;
  227. }
  228. if (priv->frames_count) {
  229. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  230. priv->frames_count);
  231. priv->frames_count = 0;
  232. }
  233. }
  234. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  235. {
  236. struct iwl_frame *frame;
  237. struct list_head *element;
  238. if (list_empty(&priv->free_frames)) {
  239. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  240. if (!frame) {
  241. IWL_ERR(priv, "Could not allocate frame!\n");
  242. return NULL;
  243. }
  244. priv->frames_count++;
  245. return frame;
  246. }
  247. element = priv->free_frames.next;
  248. list_del(element);
  249. return list_entry(element, struct iwl_frame, list);
  250. }
  251. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  252. {
  253. memset(frame, 0, sizeof(*frame));
  254. list_add(&frame->list, &priv->free_frames);
  255. }
  256. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  257. struct ieee80211_hdr *hdr,
  258. int left)
  259. {
  260. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  261. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  262. (priv->iw_mode != NL80211_IFTYPE_AP)))
  263. return 0;
  264. if (priv->ibss_beacon->len > left)
  265. return 0;
  266. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  267. return priv->ibss_beacon->len;
  268. }
  269. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  270. struct iwl_frame *frame, u8 rate)
  271. {
  272. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  273. unsigned int frame_size;
  274. tx_beacon_cmd = &frame->u.beacon;
  275. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  276. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  277. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  278. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  279. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  280. BUG_ON(frame_size > MAX_MPDU_SIZE);
  281. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  282. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  283. tx_beacon_cmd->tx.rate_n_flags =
  284. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  285. else
  286. tx_beacon_cmd->tx.rate_n_flags =
  287. iwl_hw_set_rate_n_flags(rate, 0);
  288. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  289. TX_CMD_FLG_TSF_MSK |
  290. TX_CMD_FLG_STA_RATE_MSK;
  291. return sizeof(*tx_beacon_cmd) + frame_size;
  292. }
  293. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  294. {
  295. struct iwl_frame *frame;
  296. unsigned int frame_size;
  297. int rc;
  298. u8 rate;
  299. frame = iwl_get_free_frame(priv);
  300. if (!frame) {
  301. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  302. "command.\n");
  303. return -ENOMEM;
  304. }
  305. rate = iwl_rate_get_lowest_plcp(priv);
  306. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  307. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  308. &frame->u.cmd[0]);
  309. iwl_free_frame(priv, frame);
  310. return rc;
  311. }
  312. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  313. {
  314. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  315. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  316. if (sizeof(dma_addr_t) > sizeof(u32))
  317. addr |=
  318. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  319. return addr;
  320. }
  321. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  322. {
  323. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  324. return le16_to_cpu(tb->hi_n_len) >> 4;
  325. }
  326. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  327. dma_addr_t addr, u16 len)
  328. {
  329. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  330. u16 hi_n_len = len << 4;
  331. put_unaligned_le32(addr, &tb->lo);
  332. if (sizeof(dma_addr_t) > sizeof(u32))
  333. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  334. tb->hi_n_len = cpu_to_le16(hi_n_len);
  335. tfd->num_tbs = idx + 1;
  336. }
  337. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  338. {
  339. return tfd->num_tbs & 0x1f;
  340. }
  341. /**
  342. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  343. * @priv - driver private data
  344. * @txq - tx queue
  345. *
  346. * Does NOT advance any TFD circular buffer read/write indexes
  347. * Does NOT free the TFD itself (which is within circular buffer)
  348. */
  349. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  350. {
  351. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  352. struct iwl_tfd *tfd;
  353. struct pci_dev *dev = priv->pci_dev;
  354. int index = txq->q.read_ptr;
  355. int i;
  356. int num_tbs;
  357. tfd = &tfd_tmp[index];
  358. /* Sanity check on number of chunks */
  359. num_tbs = iwl_tfd_get_num_tbs(tfd);
  360. if (num_tbs >= IWL_NUM_OF_TBS) {
  361. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  362. /* @todo issue fatal error, it is quite serious situation */
  363. return;
  364. }
  365. /* Unmap tx_cmd */
  366. if (num_tbs)
  367. pci_unmap_single(dev,
  368. pci_unmap_addr(&txq->meta[index], mapping),
  369. pci_unmap_len(&txq->meta[index], len),
  370. PCI_DMA_BIDIRECTIONAL);
  371. /* Unmap chunks, if any. */
  372. for (i = 1; i < num_tbs; i++) {
  373. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  374. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  375. if (txq->txb) {
  376. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  377. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  378. }
  379. }
  380. }
  381. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  382. struct iwl_tx_queue *txq,
  383. dma_addr_t addr, u16 len,
  384. u8 reset, u8 pad)
  385. {
  386. struct iwl_queue *q;
  387. struct iwl_tfd *tfd, *tfd_tmp;
  388. u32 num_tbs;
  389. q = &txq->q;
  390. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  391. tfd = &tfd_tmp[q->write_ptr];
  392. if (reset)
  393. memset(tfd, 0, sizeof(*tfd));
  394. num_tbs = iwl_tfd_get_num_tbs(tfd);
  395. /* Each TFD can point to a maximum 20 Tx buffers */
  396. if (num_tbs >= IWL_NUM_OF_TBS) {
  397. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  398. IWL_NUM_OF_TBS);
  399. return -EINVAL;
  400. }
  401. BUG_ON(addr & ~DMA_BIT_MASK(36));
  402. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  403. IWL_ERR(priv, "Unaligned address = %llx\n",
  404. (unsigned long long)addr);
  405. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  406. return 0;
  407. }
  408. /*
  409. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  410. * given Tx queue, and enable the DMA channel used for that queue.
  411. *
  412. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  413. * channels supported in hardware.
  414. */
  415. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  416. struct iwl_tx_queue *txq)
  417. {
  418. int txq_id = txq->q.id;
  419. /* Circular buffer (TFD queue in DRAM) physical base address */
  420. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  421. txq->q.dma_addr >> 8);
  422. return 0;
  423. }
  424. /******************************************************************************
  425. *
  426. * Generic RX handler implementations
  427. *
  428. ******************************************************************************/
  429. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  430. struct iwl_rx_mem_buffer *rxb)
  431. {
  432. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  433. struct iwl_alive_resp *palive;
  434. struct delayed_work *pwork;
  435. palive = &pkt->u.alive_frame;
  436. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  437. "0x%01X 0x%01X\n",
  438. palive->is_valid, palive->ver_type,
  439. palive->ver_subtype);
  440. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  441. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  442. memcpy(&priv->card_alive_init,
  443. &pkt->u.alive_frame,
  444. sizeof(struct iwl_init_alive_resp));
  445. pwork = &priv->init_alive_start;
  446. } else {
  447. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  448. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  449. sizeof(struct iwl_alive_resp));
  450. pwork = &priv->alive_start;
  451. }
  452. /* We delay the ALIVE response by 5ms to
  453. * give the HW RF Kill time to activate... */
  454. if (palive->is_valid == UCODE_VALID_OK)
  455. queue_delayed_work(priv->workqueue, pwork,
  456. msecs_to_jiffies(5));
  457. else
  458. IWL_WARN(priv, "uCode did not respond OK.\n");
  459. }
  460. static void iwl_bg_beacon_update(struct work_struct *work)
  461. {
  462. struct iwl_priv *priv =
  463. container_of(work, struct iwl_priv, beacon_update);
  464. struct sk_buff *beacon;
  465. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  466. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  467. if (!beacon) {
  468. IWL_ERR(priv, "update beacon failed\n");
  469. return;
  470. }
  471. mutex_lock(&priv->mutex);
  472. /* new beacon skb is allocated every time; dispose previous.*/
  473. if (priv->ibss_beacon)
  474. dev_kfree_skb(priv->ibss_beacon);
  475. priv->ibss_beacon = beacon;
  476. mutex_unlock(&priv->mutex);
  477. iwl_send_beacon_cmd(priv);
  478. }
  479. /**
  480. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  481. *
  482. * This callback is provided in order to send a statistics request.
  483. *
  484. * This timer function is continually reset to execute within
  485. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  486. * was received. We need to ensure we receive the statistics in order
  487. * to update the temperature used for calibrating the TXPOWER.
  488. */
  489. static void iwl_bg_statistics_periodic(unsigned long data)
  490. {
  491. struct iwl_priv *priv = (struct iwl_priv *)data;
  492. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  493. return;
  494. /* dont send host command if rf-kill is on */
  495. if (!iwl_is_ready_rf(priv))
  496. return;
  497. iwl_send_statistics_request(priv, CMD_ASYNC);
  498. }
  499. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  500. struct iwl_rx_mem_buffer *rxb)
  501. {
  502. #ifdef CONFIG_IWLWIFI_DEBUG
  503. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  504. struct iwl4965_beacon_notif *beacon =
  505. (struct iwl4965_beacon_notif *)pkt->u.raw;
  506. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  507. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  508. "tsf %d %d rate %d\n",
  509. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  510. beacon->beacon_notify_hdr.failure_frame,
  511. le32_to_cpu(beacon->ibss_mgr_status),
  512. le32_to_cpu(beacon->high_tsf),
  513. le32_to_cpu(beacon->low_tsf), rate);
  514. #endif
  515. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  516. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  517. queue_work(priv->workqueue, &priv->beacon_update);
  518. }
  519. /* Handle notification from uCode that card's power state is changing
  520. * due to software, hardware, or critical temperature RFKILL */
  521. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  522. struct iwl_rx_mem_buffer *rxb)
  523. {
  524. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  525. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  526. unsigned long status = priv->status;
  527. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  528. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  529. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  530. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  531. RF_CARD_DISABLED)) {
  532. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  533. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  534. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  535. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  536. if (!(flags & RXON_CARD_DISABLED)) {
  537. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  538. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  539. iwl_write_direct32(priv, HBUS_TARG_MBX_C,
  540. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  541. }
  542. if (flags & RF_CARD_DISABLED)
  543. iwl_tt_enter_ct_kill(priv);
  544. }
  545. if (!(flags & RF_CARD_DISABLED))
  546. iwl_tt_exit_ct_kill(priv);
  547. if (flags & HW_CARD_DISABLED)
  548. set_bit(STATUS_RF_KILL_HW, &priv->status);
  549. else
  550. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  551. if (!(flags & RXON_CARD_DISABLED))
  552. iwl_scan_cancel(priv);
  553. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  554. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  555. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  556. test_bit(STATUS_RF_KILL_HW, &priv->status));
  557. else
  558. wake_up_interruptible(&priv->wait_command_queue);
  559. }
  560. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  561. {
  562. if (src == IWL_PWR_SRC_VAUX) {
  563. if (pci_pme_capable(priv->pci_dev, PCI_D3cold))
  564. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  565. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  566. ~APMG_PS_CTRL_MSK_PWR_SRC);
  567. } else {
  568. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  569. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  570. ~APMG_PS_CTRL_MSK_PWR_SRC);
  571. }
  572. return 0;
  573. }
  574. /**
  575. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  576. *
  577. * Setup the RX handlers for each of the reply types sent from the uCode
  578. * to the host.
  579. *
  580. * This function chains into the hardware specific files for them to setup
  581. * any hardware specific handlers as well.
  582. */
  583. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  584. {
  585. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  586. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  587. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  588. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  589. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  590. iwl_rx_pm_debug_statistics_notif;
  591. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  592. /*
  593. * The same handler is used for both the REPLY to a discrete
  594. * statistics request from the host as well as for the periodic
  595. * statistics notifications (after received beacons) from the uCode.
  596. */
  597. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  598. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  599. iwl_setup_spectrum_handlers(priv);
  600. iwl_setup_rx_scan_handlers(priv);
  601. /* status change handler */
  602. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  603. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  604. iwl_rx_missed_beacon_notif;
  605. /* Rx handlers */
  606. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  607. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  608. /* block ack */
  609. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  610. /* Set up hardware specific Rx handlers */
  611. priv->cfg->ops->lib->rx_handler_setup(priv);
  612. }
  613. /**
  614. * iwl_rx_handle - Main entry function for receiving responses from uCode
  615. *
  616. * Uses the priv->rx_handlers callback function array to invoke
  617. * the appropriate handlers, including command responses,
  618. * frame-received notifications, and other notifications.
  619. */
  620. void iwl_rx_handle(struct iwl_priv *priv)
  621. {
  622. struct iwl_rx_mem_buffer *rxb;
  623. struct iwl_rx_packet *pkt;
  624. struct iwl_rx_queue *rxq = &priv->rxq;
  625. u32 r, i;
  626. int reclaim;
  627. unsigned long flags;
  628. u8 fill_rx = 0;
  629. u32 count = 8;
  630. int total_empty;
  631. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  632. * buffer that the driver may process (last buffer filled by ucode). */
  633. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  634. i = rxq->read;
  635. /* Rx interrupt, but nothing sent from uCode */
  636. if (i == r)
  637. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  638. /* calculate total frames need to be restock after handling RX */
  639. total_empty = r - rxq->write_actual;
  640. if (total_empty < 0)
  641. total_empty += RX_QUEUE_SIZE;
  642. if (total_empty > (RX_QUEUE_SIZE / 2))
  643. fill_rx = 1;
  644. while (i != r) {
  645. rxb = rxq->queue[i];
  646. /* If an RXB doesn't have a Rx queue slot associated with it,
  647. * then a bug has been introduced in the queue refilling
  648. * routines -- catch it here */
  649. BUG_ON(rxb == NULL);
  650. rxq->queue[i] = NULL;
  651. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  652. PAGE_SIZE << priv->hw_params.rx_page_order,
  653. PCI_DMA_FROMDEVICE);
  654. pkt = rxb_addr(rxb);
  655. trace_iwlwifi_dev_rx(priv, pkt,
  656. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  657. /* Reclaim a command buffer only if this packet is a response
  658. * to a (driver-originated) command.
  659. * If the packet (e.g. Rx frame) originated from uCode,
  660. * there is no command buffer to reclaim.
  661. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  662. * but apparently a few don't get set; catch them here. */
  663. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  664. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  665. (pkt->hdr.cmd != REPLY_RX) &&
  666. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  667. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  668. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  669. (pkt->hdr.cmd != REPLY_TX);
  670. /* Based on type of command response or notification,
  671. * handle those that need handling via function in
  672. * rx_handlers table. See iwl_setup_rx_handlers() */
  673. if (priv->rx_handlers[pkt->hdr.cmd]) {
  674. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  675. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  676. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  677. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  678. } else {
  679. /* No handling needed */
  680. IWL_DEBUG_RX(priv,
  681. "r %d i %d No handler needed for %s, 0x%02x\n",
  682. r, i, get_cmd_string(pkt->hdr.cmd),
  683. pkt->hdr.cmd);
  684. }
  685. /*
  686. * XXX: After here, we should always check rxb->page
  687. * against NULL before touching it or its virtual
  688. * memory (pkt). Because some rx_handler might have
  689. * already taken or freed the pages.
  690. */
  691. if (reclaim) {
  692. /* Invoke any callbacks, transfer the buffer to caller,
  693. * and fire off the (possibly) blocking iwl_send_cmd()
  694. * as we reclaim the driver command queue */
  695. if (rxb->page)
  696. iwl_tx_cmd_complete(priv, rxb);
  697. else
  698. IWL_WARN(priv, "Claim null rxb?\n");
  699. }
  700. /* Reuse the page if possible. For notification packets and
  701. * SKBs that fail to Rx correctly, add them back into the
  702. * rx_free list for reuse later. */
  703. spin_lock_irqsave(&rxq->lock, flags);
  704. if (rxb->page != NULL) {
  705. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  706. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  707. PCI_DMA_FROMDEVICE);
  708. list_add_tail(&rxb->list, &rxq->rx_free);
  709. rxq->free_count++;
  710. } else
  711. list_add_tail(&rxb->list, &rxq->rx_used);
  712. spin_unlock_irqrestore(&rxq->lock, flags);
  713. i = (i + 1) & RX_QUEUE_MASK;
  714. /* If there are a lot of unused frames,
  715. * restock the Rx queue so ucode wont assert. */
  716. if (fill_rx) {
  717. count++;
  718. if (count >= 8) {
  719. rxq->read = i;
  720. iwl_rx_replenish_now(priv);
  721. count = 0;
  722. }
  723. }
  724. }
  725. /* Backtrack one entry */
  726. rxq->read = i;
  727. if (fill_rx)
  728. iwl_rx_replenish_now(priv);
  729. else
  730. iwl_rx_queue_restock(priv);
  731. }
  732. /* call this function to flush any scheduled tasklet */
  733. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  734. {
  735. /* wait to make sure we flush pending tasklet*/
  736. synchronize_irq(priv->pci_dev->irq);
  737. tasklet_kill(&priv->irq_tasklet);
  738. }
  739. static void iwl_irq_tasklet_legacy(struct iwl_priv *priv)
  740. {
  741. u32 inta, handled = 0;
  742. u32 inta_fh;
  743. unsigned long flags;
  744. #ifdef CONFIG_IWLWIFI_DEBUG
  745. u32 inta_mask;
  746. #endif
  747. spin_lock_irqsave(&priv->lock, flags);
  748. /* Ack/clear/reset pending uCode interrupts.
  749. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  750. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  751. inta = iwl_read32(priv, CSR_INT);
  752. iwl_write32(priv, CSR_INT, inta);
  753. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  754. * Any new interrupts that happen after this, either while we're
  755. * in this tasklet, or later, will show up in next ISR/tasklet. */
  756. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  757. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  758. #ifdef CONFIG_IWLWIFI_DEBUG
  759. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  760. /* just for debug */
  761. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  762. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  763. inta, inta_mask, inta_fh);
  764. }
  765. #endif
  766. spin_unlock_irqrestore(&priv->lock, flags);
  767. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  768. * atomic, make sure that inta covers all the interrupts that
  769. * we've discovered, even if FH interrupt came in just after
  770. * reading CSR_INT. */
  771. if (inta_fh & CSR49_FH_INT_RX_MASK)
  772. inta |= CSR_INT_BIT_FH_RX;
  773. if (inta_fh & CSR49_FH_INT_TX_MASK)
  774. inta |= CSR_INT_BIT_FH_TX;
  775. /* Now service all interrupt bits discovered above. */
  776. if (inta & CSR_INT_BIT_HW_ERR) {
  777. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  778. /* Tell the device to stop sending interrupts */
  779. iwl_disable_interrupts(priv);
  780. priv->isr_stats.hw++;
  781. iwl_irq_handle_error(priv);
  782. handled |= CSR_INT_BIT_HW_ERR;
  783. return;
  784. }
  785. #ifdef CONFIG_IWLWIFI_DEBUG
  786. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  787. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  788. if (inta & CSR_INT_BIT_SCD) {
  789. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  790. "the frame/frames.\n");
  791. priv->isr_stats.sch++;
  792. }
  793. /* Alive notification via Rx interrupt will do the real work */
  794. if (inta & CSR_INT_BIT_ALIVE) {
  795. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  796. priv->isr_stats.alive++;
  797. }
  798. }
  799. #endif
  800. /* Safely ignore these bits for debug checks below */
  801. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  802. /* HW RF KILL switch toggled */
  803. if (inta & CSR_INT_BIT_RF_KILL) {
  804. int hw_rf_kill = 0;
  805. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  806. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  807. hw_rf_kill = 1;
  808. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  809. hw_rf_kill ? "disable radio" : "enable radio");
  810. priv->isr_stats.rfkill++;
  811. /* driver only loads ucode once setting the interface up.
  812. * the driver allows loading the ucode even if the radio
  813. * is killed. Hence update the killswitch state here. The
  814. * rfkill handler will care about restarting if needed.
  815. */
  816. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  817. if (hw_rf_kill)
  818. set_bit(STATUS_RF_KILL_HW, &priv->status);
  819. else
  820. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  821. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  822. }
  823. handled |= CSR_INT_BIT_RF_KILL;
  824. }
  825. /* Chip got too hot and stopped itself */
  826. if (inta & CSR_INT_BIT_CT_KILL) {
  827. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  828. priv->isr_stats.ctkill++;
  829. handled |= CSR_INT_BIT_CT_KILL;
  830. }
  831. /* Error detected by uCode */
  832. if (inta & CSR_INT_BIT_SW_ERR) {
  833. IWL_ERR(priv, "Microcode SW error detected. "
  834. " Restarting 0x%X.\n", inta);
  835. priv->isr_stats.sw++;
  836. priv->isr_stats.sw_err = inta;
  837. iwl_irq_handle_error(priv);
  838. handled |= CSR_INT_BIT_SW_ERR;
  839. }
  840. /* uCode wakes up after power-down sleep */
  841. if (inta & CSR_INT_BIT_WAKEUP) {
  842. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  843. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  844. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  845. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  846. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  847. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  848. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  849. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  850. priv->isr_stats.wakeup++;
  851. handled |= CSR_INT_BIT_WAKEUP;
  852. }
  853. /* All uCode command responses, including Tx command responses,
  854. * Rx "responses" (frame-received notification), and other
  855. * notifications from uCode come through here*/
  856. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  857. iwl_rx_handle(priv);
  858. priv->isr_stats.rx++;
  859. iwl_leds_background(priv);
  860. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  861. }
  862. if (inta & CSR_INT_BIT_FH_TX) {
  863. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  864. priv->isr_stats.tx++;
  865. handled |= CSR_INT_BIT_FH_TX;
  866. /* FH finished to write, send event */
  867. priv->ucode_write_complete = 1;
  868. wake_up_interruptible(&priv->wait_command_queue);
  869. }
  870. if (inta & ~handled) {
  871. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  872. priv->isr_stats.unhandled++;
  873. }
  874. if (inta & ~(priv->inta_mask)) {
  875. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  876. inta & ~priv->inta_mask);
  877. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  878. }
  879. /* Re-enable all interrupts */
  880. /* only Re-enable if diabled by irq */
  881. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  882. iwl_enable_interrupts(priv);
  883. #ifdef CONFIG_IWLWIFI_DEBUG
  884. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  885. inta = iwl_read32(priv, CSR_INT);
  886. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  887. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  888. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  889. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  890. }
  891. #endif
  892. }
  893. /* tasklet for iwlagn interrupt */
  894. static void iwl_irq_tasklet(struct iwl_priv *priv)
  895. {
  896. u32 inta = 0;
  897. u32 handled = 0;
  898. unsigned long flags;
  899. #ifdef CONFIG_IWLWIFI_DEBUG
  900. u32 inta_mask;
  901. #endif
  902. spin_lock_irqsave(&priv->lock, flags);
  903. /* Ack/clear/reset pending uCode interrupts.
  904. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  905. */
  906. iwl_write32(priv, CSR_INT, priv->inta);
  907. inta = priv->inta;
  908. #ifdef CONFIG_IWLWIFI_DEBUG
  909. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  910. /* just for debug */
  911. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  912. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x\n ",
  913. inta, inta_mask);
  914. }
  915. #endif
  916. spin_unlock_irqrestore(&priv->lock, flags);
  917. /* saved interrupt in inta variable now we can reset priv->inta */
  918. priv->inta = 0;
  919. /* Now service all interrupt bits discovered above. */
  920. if (inta & CSR_INT_BIT_HW_ERR) {
  921. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  922. /* Tell the device to stop sending interrupts */
  923. iwl_disable_interrupts(priv);
  924. priv->isr_stats.hw++;
  925. iwl_irq_handle_error(priv);
  926. handled |= CSR_INT_BIT_HW_ERR;
  927. return;
  928. }
  929. #ifdef CONFIG_IWLWIFI_DEBUG
  930. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  931. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  932. if (inta & CSR_INT_BIT_SCD) {
  933. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  934. "the frame/frames.\n");
  935. priv->isr_stats.sch++;
  936. }
  937. /* Alive notification via Rx interrupt will do the real work */
  938. if (inta & CSR_INT_BIT_ALIVE) {
  939. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  940. priv->isr_stats.alive++;
  941. }
  942. }
  943. #endif
  944. /* Safely ignore these bits for debug checks below */
  945. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  946. /* HW RF KILL switch toggled */
  947. if (inta & CSR_INT_BIT_RF_KILL) {
  948. int hw_rf_kill = 0;
  949. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  950. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  951. hw_rf_kill = 1;
  952. IWL_WARN(priv, "RF_KILL bit toggled to %s.\n",
  953. hw_rf_kill ? "disable radio" : "enable radio");
  954. priv->isr_stats.rfkill++;
  955. /* driver only loads ucode once setting the interface up.
  956. * the driver allows loading the ucode even if the radio
  957. * is killed. Hence update the killswitch state here. The
  958. * rfkill handler will care about restarting if needed.
  959. */
  960. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  961. if (hw_rf_kill)
  962. set_bit(STATUS_RF_KILL_HW, &priv->status);
  963. else
  964. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  965. wiphy_rfkill_set_hw_state(priv->hw->wiphy, hw_rf_kill);
  966. }
  967. handled |= CSR_INT_BIT_RF_KILL;
  968. }
  969. /* Chip got too hot and stopped itself */
  970. if (inta & CSR_INT_BIT_CT_KILL) {
  971. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  972. priv->isr_stats.ctkill++;
  973. handled |= CSR_INT_BIT_CT_KILL;
  974. }
  975. /* Error detected by uCode */
  976. if (inta & CSR_INT_BIT_SW_ERR) {
  977. IWL_ERR(priv, "Microcode SW error detected. "
  978. " Restarting 0x%X.\n", inta);
  979. priv->isr_stats.sw++;
  980. priv->isr_stats.sw_err = inta;
  981. iwl_irq_handle_error(priv);
  982. handled |= CSR_INT_BIT_SW_ERR;
  983. }
  984. /* uCode wakes up after power-down sleep */
  985. if (inta & CSR_INT_BIT_WAKEUP) {
  986. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  987. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  988. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  989. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  990. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  991. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  992. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  993. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  994. priv->isr_stats.wakeup++;
  995. handled |= CSR_INT_BIT_WAKEUP;
  996. }
  997. /* All uCode command responses, including Tx command responses,
  998. * Rx "responses" (frame-received notification), and other
  999. * notifications from uCode come through here*/
  1000. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX |
  1001. CSR_INT_BIT_RX_PERIODIC)) {
  1002. IWL_DEBUG_ISR(priv, "Rx interrupt\n");
  1003. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1004. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1005. iwl_write32(priv, CSR_FH_INT_STATUS,
  1006. CSR49_FH_INT_RX_MASK);
  1007. }
  1008. if (inta & CSR_INT_BIT_RX_PERIODIC) {
  1009. handled |= CSR_INT_BIT_RX_PERIODIC;
  1010. iwl_write32(priv, CSR_INT, CSR_INT_BIT_RX_PERIODIC);
  1011. }
  1012. /* Sending RX interrupt require many steps to be done in the
  1013. * the device:
  1014. * 1- write interrupt to current index in ICT table.
  1015. * 2- dma RX frame.
  1016. * 3- update RX shared data to indicate last write index.
  1017. * 4- send interrupt.
  1018. * This could lead to RX race, driver could receive RX interrupt
  1019. * but the shared data changes does not reflect this.
  1020. * this could lead to RX race, RX periodic will solve this race
  1021. */
  1022. iwl_write32(priv, CSR_INT_PERIODIC_REG,
  1023. CSR_INT_PERIODIC_DIS);
  1024. iwl_rx_handle(priv);
  1025. /* Only set RX periodic if real RX is received. */
  1026. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX))
  1027. iwl_write32(priv, CSR_INT_PERIODIC_REG,
  1028. CSR_INT_PERIODIC_ENA);
  1029. priv->isr_stats.rx++;
  1030. iwl_leds_background(priv);
  1031. }
  1032. if (inta & CSR_INT_BIT_FH_TX) {
  1033. iwl_write32(priv, CSR_FH_INT_STATUS, CSR49_FH_INT_TX_MASK);
  1034. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1035. priv->isr_stats.tx++;
  1036. handled |= CSR_INT_BIT_FH_TX;
  1037. /* FH finished to write, send event */
  1038. priv->ucode_write_complete = 1;
  1039. wake_up_interruptible(&priv->wait_command_queue);
  1040. }
  1041. if (inta & ~handled) {
  1042. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1043. priv->isr_stats.unhandled++;
  1044. }
  1045. if (inta & ~(priv->inta_mask)) {
  1046. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1047. inta & ~priv->inta_mask);
  1048. }
  1049. /* Re-enable all interrupts */
  1050. /* only Re-enable if diabled by irq */
  1051. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1052. iwl_enable_interrupts(priv);
  1053. }
  1054. /******************************************************************************
  1055. *
  1056. * uCode download functions
  1057. *
  1058. ******************************************************************************/
  1059. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1060. {
  1061. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1062. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1063. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1064. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1065. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1066. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1067. }
  1068. static void iwl_nic_start(struct iwl_priv *priv)
  1069. {
  1070. /* Remove all resets to allow NIC to operate */
  1071. iwl_write32(priv, CSR_RESET, 0);
  1072. }
  1073. /**
  1074. * iwl_read_ucode - Read uCode images from disk file.
  1075. *
  1076. * Copy into buffers for card to fetch via bus-mastering
  1077. */
  1078. static int iwl_read_ucode(struct iwl_priv *priv)
  1079. {
  1080. struct iwl_ucode_header *ucode;
  1081. int ret = -EINVAL, index;
  1082. const struct firmware *ucode_raw;
  1083. const char *name_pre = priv->cfg->fw_name_pre;
  1084. const unsigned int api_max = priv->cfg->ucode_api_max;
  1085. const unsigned int api_min = priv->cfg->ucode_api_min;
  1086. char buf[25];
  1087. u8 *src;
  1088. size_t len;
  1089. u32 api_ver, build;
  1090. u32 inst_size, data_size, init_size, init_data_size, boot_size;
  1091. u16 eeprom_ver;
  1092. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1093. * request_firmware() is synchronous, file is in memory on return. */
  1094. for (index = api_max; index >= api_min; index--) {
  1095. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1096. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1097. if (ret < 0) {
  1098. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1099. buf, ret);
  1100. if (ret == -ENOENT)
  1101. continue;
  1102. else
  1103. goto error;
  1104. } else {
  1105. if (index < api_max)
  1106. IWL_ERR(priv, "Loaded firmware %s, "
  1107. "which is deprecated. "
  1108. "Please use API v%u instead.\n",
  1109. buf, api_max);
  1110. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1111. buf, ucode_raw->size);
  1112. break;
  1113. }
  1114. }
  1115. if (ret < 0)
  1116. goto error;
  1117. /* Make sure that we got at least the v1 header! */
  1118. if (ucode_raw->size < priv->cfg->ops->ucode->get_header_size(1)) {
  1119. IWL_ERR(priv, "File size way too small!\n");
  1120. ret = -EINVAL;
  1121. goto err_release;
  1122. }
  1123. /* Data from ucode file: header followed by uCode images */
  1124. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1125. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1126. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1127. build = priv->cfg->ops->ucode->get_build(ucode, api_ver);
  1128. inst_size = priv->cfg->ops->ucode->get_inst_size(ucode, api_ver);
  1129. data_size = priv->cfg->ops->ucode->get_data_size(ucode, api_ver);
  1130. init_size = priv->cfg->ops->ucode->get_init_size(ucode, api_ver);
  1131. init_data_size =
  1132. priv->cfg->ops->ucode->get_init_data_size(ucode, api_ver);
  1133. boot_size = priv->cfg->ops->ucode->get_boot_size(ucode, api_ver);
  1134. src = priv->cfg->ops->ucode->get_data(ucode, api_ver);
  1135. /* api_ver should match the api version forming part of the
  1136. * firmware filename ... but we don't check for that and only rely
  1137. * on the API version read from firmware header from here on forward */
  1138. if (api_ver < api_min || api_ver > api_max) {
  1139. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1140. "Driver supports v%u, firmware is v%u.\n",
  1141. api_max, api_ver);
  1142. priv->ucode_ver = 0;
  1143. ret = -EINVAL;
  1144. goto err_release;
  1145. }
  1146. if (api_ver != api_max)
  1147. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1148. "got v%u. New firmware can be obtained "
  1149. "from http://www.intellinuxwireless.org.\n",
  1150. api_max, api_ver);
  1151. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1152. IWL_UCODE_MAJOR(priv->ucode_ver),
  1153. IWL_UCODE_MINOR(priv->ucode_ver),
  1154. IWL_UCODE_API(priv->ucode_ver),
  1155. IWL_UCODE_SERIAL(priv->ucode_ver));
  1156. snprintf(priv->hw->wiphy->fw_version,
  1157. sizeof(priv->hw->wiphy->fw_version),
  1158. "%u.%u.%u.%u",
  1159. IWL_UCODE_MAJOR(priv->ucode_ver),
  1160. IWL_UCODE_MINOR(priv->ucode_ver),
  1161. IWL_UCODE_API(priv->ucode_ver),
  1162. IWL_UCODE_SERIAL(priv->ucode_ver));
  1163. if (build)
  1164. IWL_DEBUG_INFO(priv, "Build %u\n", build);
  1165. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  1166. IWL_DEBUG_INFO(priv, "NVM Type: %s, version: 0x%x\n",
  1167. (priv->nvm_device_type == NVM_DEVICE_TYPE_OTP)
  1168. ? "OTP" : "EEPROM", eeprom_ver);
  1169. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1170. priv->ucode_ver);
  1171. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1172. inst_size);
  1173. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1174. data_size);
  1175. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1176. init_size);
  1177. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1178. init_data_size);
  1179. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1180. boot_size);
  1181. /* Verify size of file vs. image size info in file's header */
  1182. if (ucode_raw->size !=
  1183. priv->cfg->ops->ucode->get_header_size(api_ver) +
  1184. inst_size + data_size + init_size +
  1185. init_data_size + boot_size) {
  1186. IWL_DEBUG_INFO(priv,
  1187. "uCode file size %d does not match expected size\n",
  1188. (int)ucode_raw->size);
  1189. ret = -EINVAL;
  1190. goto err_release;
  1191. }
  1192. /* Verify that uCode images will fit in card's SRAM */
  1193. if (inst_size > priv->hw_params.max_inst_size) {
  1194. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1195. inst_size);
  1196. ret = -EINVAL;
  1197. goto err_release;
  1198. }
  1199. if (data_size > priv->hw_params.max_data_size) {
  1200. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1201. data_size);
  1202. ret = -EINVAL;
  1203. goto err_release;
  1204. }
  1205. if (init_size > priv->hw_params.max_inst_size) {
  1206. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1207. init_size);
  1208. ret = -EINVAL;
  1209. goto err_release;
  1210. }
  1211. if (init_data_size > priv->hw_params.max_data_size) {
  1212. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1213. init_data_size);
  1214. ret = -EINVAL;
  1215. goto err_release;
  1216. }
  1217. if (boot_size > priv->hw_params.max_bsm_size) {
  1218. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1219. boot_size);
  1220. ret = -EINVAL;
  1221. goto err_release;
  1222. }
  1223. /* Allocate ucode buffers for card's bus-master loading ... */
  1224. /* Runtime instructions and 2 copies of data:
  1225. * 1) unmodified from disk
  1226. * 2) backup cache for save/restore during power-downs */
  1227. priv->ucode_code.len = inst_size;
  1228. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1229. priv->ucode_data.len = data_size;
  1230. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1231. priv->ucode_data_backup.len = data_size;
  1232. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1233. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1234. !priv->ucode_data_backup.v_addr)
  1235. goto err_pci_alloc;
  1236. /* Initialization instructions and data */
  1237. if (init_size && init_data_size) {
  1238. priv->ucode_init.len = init_size;
  1239. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1240. priv->ucode_init_data.len = init_data_size;
  1241. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1242. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1243. goto err_pci_alloc;
  1244. }
  1245. /* Bootstrap (instructions only, no data) */
  1246. if (boot_size) {
  1247. priv->ucode_boot.len = boot_size;
  1248. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1249. if (!priv->ucode_boot.v_addr)
  1250. goto err_pci_alloc;
  1251. }
  1252. /* Copy images into buffers for card's bus-master reads ... */
  1253. /* Runtime instructions (first block of data in file) */
  1254. len = inst_size;
  1255. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1256. memcpy(priv->ucode_code.v_addr, src, len);
  1257. src += len;
  1258. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1259. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1260. /* Runtime data (2nd block)
  1261. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1262. len = data_size;
  1263. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1264. memcpy(priv->ucode_data.v_addr, src, len);
  1265. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1266. src += len;
  1267. /* Initialization instructions (3rd block) */
  1268. if (init_size) {
  1269. len = init_size;
  1270. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1271. len);
  1272. memcpy(priv->ucode_init.v_addr, src, len);
  1273. src += len;
  1274. }
  1275. /* Initialization data (4th block) */
  1276. if (init_data_size) {
  1277. len = init_data_size;
  1278. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1279. len);
  1280. memcpy(priv->ucode_init_data.v_addr, src, len);
  1281. src += len;
  1282. }
  1283. /* Bootstrap instructions (5th block) */
  1284. len = boot_size;
  1285. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1286. memcpy(priv->ucode_boot.v_addr, src, len);
  1287. /* We have our copies now, allow OS release its copies */
  1288. release_firmware(ucode_raw);
  1289. return 0;
  1290. err_pci_alloc:
  1291. IWL_ERR(priv, "failed to allocate pci memory\n");
  1292. ret = -ENOMEM;
  1293. iwl_dealloc_ucode_pci(priv);
  1294. err_release:
  1295. release_firmware(ucode_raw);
  1296. error:
  1297. return ret;
  1298. }
  1299. #ifdef CONFIG_IWLWIFI_DEBUG
  1300. static const char *desc_lookup_text[] = {
  1301. "OK",
  1302. "FAIL",
  1303. "BAD_PARAM",
  1304. "BAD_CHECKSUM",
  1305. "NMI_INTERRUPT_WDG",
  1306. "SYSASSERT",
  1307. "FATAL_ERROR",
  1308. "BAD_COMMAND",
  1309. "HW_ERROR_TUNE_LOCK",
  1310. "HW_ERROR_TEMPERATURE",
  1311. "ILLEGAL_CHAN_FREQ",
  1312. "VCC_NOT_STABLE",
  1313. "FH_ERROR",
  1314. "NMI_INTERRUPT_HOST",
  1315. "NMI_INTERRUPT_ACTION_PT",
  1316. "NMI_INTERRUPT_UNKNOWN",
  1317. "UCODE_VERSION_MISMATCH",
  1318. "HW_ERROR_ABS_LOCK",
  1319. "HW_ERROR_CAL_LOCK_FAIL",
  1320. "NMI_INTERRUPT_INST_ACTION_PT",
  1321. "NMI_INTERRUPT_DATA_ACTION_PT",
  1322. "NMI_TRM_HW_ER",
  1323. "NMI_INTERRUPT_TRM",
  1324. "NMI_INTERRUPT_BREAK_POINT"
  1325. "DEBUG_0",
  1326. "DEBUG_1",
  1327. "DEBUG_2",
  1328. "DEBUG_3",
  1329. "UNKNOWN"
  1330. };
  1331. static const char *desc_lookup(int i)
  1332. {
  1333. int max = ARRAY_SIZE(desc_lookup_text) - 1;
  1334. if (i < 0 || i > max)
  1335. i = max;
  1336. return desc_lookup_text[i];
  1337. }
  1338. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1339. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1340. void iwl_dump_nic_error_log(struct iwl_priv *priv)
  1341. {
  1342. u32 data2, line;
  1343. u32 desc, time, count, base, data1;
  1344. u32 blink1, blink2, ilink1, ilink2;
  1345. if (priv->ucode_type == UCODE_INIT)
  1346. base = le32_to_cpu(priv->card_alive_init.error_event_table_ptr);
  1347. else
  1348. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1349. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1350. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1351. return;
  1352. }
  1353. count = iwl_read_targ_mem(priv, base);
  1354. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1355. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1356. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1357. priv->status, count);
  1358. }
  1359. desc = iwl_read_targ_mem(priv, base + 1 * sizeof(u32));
  1360. blink1 = iwl_read_targ_mem(priv, base + 3 * sizeof(u32));
  1361. blink2 = iwl_read_targ_mem(priv, base + 4 * sizeof(u32));
  1362. ilink1 = iwl_read_targ_mem(priv, base + 5 * sizeof(u32));
  1363. ilink2 = iwl_read_targ_mem(priv, base + 6 * sizeof(u32));
  1364. data1 = iwl_read_targ_mem(priv, base + 7 * sizeof(u32));
  1365. data2 = iwl_read_targ_mem(priv, base + 8 * sizeof(u32));
  1366. line = iwl_read_targ_mem(priv, base + 9 * sizeof(u32));
  1367. time = iwl_read_targ_mem(priv, base + 11 * sizeof(u32));
  1368. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, data2, line,
  1369. blink1, blink2, ilink1, ilink2);
  1370. IWL_ERR(priv, "Desc Time "
  1371. "data1 data2 line\n");
  1372. IWL_ERR(priv, "%-28s (#%02d) %010u 0x%08X 0x%08X %u\n",
  1373. desc_lookup(desc), desc, time, data1, data2, line);
  1374. IWL_ERR(priv, "blink1 blink2 ilink1 ilink2\n");
  1375. IWL_ERR(priv, "0x%05X 0x%05X 0x%05X 0x%05X\n", blink1, blink2,
  1376. ilink1, ilink2);
  1377. }
  1378. #define EVENT_START_OFFSET (4 * sizeof(u32))
  1379. /**
  1380. * iwl_print_event_log - Dump error event log to syslog
  1381. *
  1382. */
  1383. static void iwl_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1384. u32 num_events, u32 mode)
  1385. {
  1386. u32 i;
  1387. u32 base; /* SRAM byte address of event log header */
  1388. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1389. u32 ptr; /* SRAM byte address of log data */
  1390. u32 ev, time, data; /* event log data */
  1391. if (num_events == 0)
  1392. return;
  1393. if (priv->ucode_type == UCODE_INIT)
  1394. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1395. else
  1396. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1397. if (mode == 0)
  1398. event_size = 2 * sizeof(u32);
  1399. else
  1400. event_size = 3 * sizeof(u32);
  1401. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1402. /* "time" is actually "data" for mode 0 (no timestamp).
  1403. * place event id # at far right for easier visual parsing. */
  1404. for (i = 0; i < num_events; i++) {
  1405. ev = iwl_read_targ_mem(priv, ptr);
  1406. ptr += sizeof(u32);
  1407. time = iwl_read_targ_mem(priv, ptr);
  1408. ptr += sizeof(u32);
  1409. if (mode == 0) {
  1410. /* data, ev */
  1411. trace_iwlwifi_dev_ucode_event(priv, 0, time, ev);
  1412. IWL_ERR(priv, "EVT_LOG:0x%08x:%04u\n", time, ev);
  1413. } else {
  1414. data = iwl_read_targ_mem(priv, ptr);
  1415. ptr += sizeof(u32);
  1416. IWL_ERR(priv, "EVT_LOGT:%010u:0x%08x:%04u\n",
  1417. time, data, ev);
  1418. trace_iwlwifi_dev_ucode_event(priv, time, data, ev);
  1419. }
  1420. }
  1421. }
  1422. void iwl_dump_nic_event_log(struct iwl_priv *priv)
  1423. {
  1424. u32 base; /* SRAM byte address of event log header */
  1425. u32 capacity; /* event log capacity in # entries */
  1426. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1427. u32 num_wraps; /* # times uCode wrapped to top of log */
  1428. u32 next_entry; /* index of next entry to be written by uCode */
  1429. u32 size; /* # entries that we'll print */
  1430. if (priv->ucode_type == UCODE_INIT)
  1431. base = le32_to_cpu(priv->card_alive_init.log_event_table_ptr);
  1432. else
  1433. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1434. if (!priv->cfg->ops->lib->is_valid_rtc_data_addr(base)) {
  1435. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1436. return;
  1437. }
  1438. /* event log header */
  1439. capacity = iwl_read_targ_mem(priv, base);
  1440. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1441. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1442. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1443. size = num_wraps ? capacity : next_entry;
  1444. /* bail out if nothing in log */
  1445. if (size == 0) {
  1446. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1447. return;
  1448. }
  1449. IWL_ERR(priv, "Start IWL Event Log Dump: display count %d, wraps %d\n",
  1450. size, num_wraps);
  1451. /* if uCode has wrapped back to top of log, start at the oldest entry,
  1452. * i.e the next one that uCode would fill. */
  1453. if (num_wraps)
  1454. iwl_print_event_log(priv, next_entry,
  1455. capacity - next_entry, mode);
  1456. /* (then/else) start at top of log */
  1457. iwl_print_event_log(priv, 0, next_entry, mode);
  1458. }
  1459. #endif
  1460. /**
  1461. * iwl_alive_start - called after REPLY_ALIVE notification received
  1462. * from protocol/runtime uCode (initialization uCode's
  1463. * Alive gets handled by iwl_init_alive_start()).
  1464. */
  1465. static void iwl_alive_start(struct iwl_priv *priv)
  1466. {
  1467. int ret = 0;
  1468. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1469. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1470. /* We had an error bringing up the hardware, so take it
  1471. * all the way back down so we can try again */
  1472. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1473. goto restart;
  1474. }
  1475. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1476. * This is a paranoid check, because we would not have gotten the
  1477. * "runtime" alive if code weren't properly loaded. */
  1478. if (iwl_verify_ucode(priv)) {
  1479. /* Runtime instruction load was bad;
  1480. * take it all the way back down so we can try again */
  1481. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1482. goto restart;
  1483. }
  1484. iwl_clear_stations_table(priv);
  1485. ret = priv->cfg->ops->lib->alive_notify(priv);
  1486. if (ret) {
  1487. IWL_WARN(priv,
  1488. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1489. goto restart;
  1490. }
  1491. /* After the ALIVE response, we can send host commands to the uCode */
  1492. set_bit(STATUS_ALIVE, &priv->status);
  1493. if (iwl_is_rfkill(priv))
  1494. return;
  1495. ieee80211_wake_queues(priv->hw);
  1496. priv->active_rate = priv->rates_mask;
  1497. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1498. /* Configure Tx antenna selection based on H/W config */
  1499. if (priv->cfg->ops->hcmd->set_tx_ant)
  1500. priv->cfg->ops->hcmd->set_tx_ant(priv, priv->cfg->valid_tx_ant);
  1501. if (iwl_is_associated(priv)) {
  1502. struct iwl_rxon_cmd *active_rxon =
  1503. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1504. /* apply any changes in staging */
  1505. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1506. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1507. } else {
  1508. /* Initialize our rx_config data */
  1509. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1510. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1511. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1512. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1513. }
  1514. /* Configure Bluetooth device coexistence support */
  1515. iwl_send_bt_config(priv);
  1516. iwl_reset_run_time_calib(priv);
  1517. /* Configure the adapter for unassociated operation */
  1518. iwlcore_commit_rxon(priv);
  1519. /* At this point, the NIC is initialized and operational */
  1520. iwl_rf_kill_ct_config(priv);
  1521. iwl_leds_init(priv);
  1522. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1523. set_bit(STATUS_READY, &priv->status);
  1524. wake_up_interruptible(&priv->wait_command_queue);
  1525. iwl_power_update_mode(priv, true);
  1526. /* reassociate for ADHOC mode */
  1527. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1528. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1529. priv->vif);
  1530. if (beacon)
  1531. iwl_mac_beacon_update(priv->hw, beacon);
  1532. }
  1533. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1534. iwl_set_mode(priv, priv->iw_mode);
  1535. return;
  1536. restart:
  1537. queue_work(priv->workqueue, &priv->restart);
  1538. }
  1539. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1540. static void __iwl_down(struct iwl_priv *priv)
  1541. {
  1542. unsigned long flags;
  1543. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1544. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1545. if (!exit_pending)
  1546. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1547. iwl_clear_stations_table(priv);
  1548. /* Unblock any waiting calls */
  1549. wake_up_interruptible_all(&priv->wait_command_queue);
  1550. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1551. * exiting the module */
  1552. if (!exit_pending)
  1553. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1554. /* stop and reset the on-board processor */
  1555. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1556. /* tell the device to stop sending interrupts */
  1557. spin_lock_irqsave(&priv->lock, flags);
  1558. iwl_disable_interrupts(priv);
  1559. spin_unlock_irqrestore(&priv->lock, flags);
  1560. iwl_synchronize_irq(priv);
  1561. if (priv->mac80211_registered)
  1562. ieee80211_stop_queues(priv->hw);
  1563. /* If we have not previously called iwl_init() then
  1564. * clear all bits but the RF Kill bit and return */
  1565. if (!iwl_is_init(priv)) {
  1566. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1567. STATUS_RF_KILL_HW |
  1568. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1569. STATUS_GEO_CONFIGURED |
  1570. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1571. STATUS_EXIT_PENDING;
  1572. goto exit;
  1573. }
  1574. /* ...otherwise clear out all the status bits but the RF Kill
  1575. * bit and continue taking the NIC down. */
  1576. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1577. STATUS_RF_KILL_HW |
  1578. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1579. STATUS_GEO_CONFIGURED |
  1580. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1581. STATUS_FW_ERROR |
  1582. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1583. STATUS_EXIT_PENDING;
  1584. /* device going down, Stop using ICT table */
  1585. iwl_disable_ict(priv);
  1586. spin_lock_irqsave(&priv->lock, flags);
  1587. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1588. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1589. spin_unlock_irqrestore(&priv->lock, flags);
  1590. iwl_txq_ctx_stop(priv);
  1591. iwl_rxq_stop(priv);
  1592. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1593. APMG_CLK_VAL_DMA_CLK_RQT);
  1594. udelay(5);
  1595. /* Stop the device, and put it in low power state */
  1596. priv->cfg->ops->lib->apm_ops.stop(priv);
  1597. exit:
  1598. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1599. if (priv->ibss_beacon)
  1600. dev_kfree_skb(priv->ibss_beacon);
  1601. priv->ibss_beacon = NULL;
  1602. /* clear out any free frames */
  1603. iwl_clear_free_frames(priv);
  1604. }
  1605. static void iwl_down(struct iwl_priv *priv)
  1606. {
  1607. mutex_lock(&priv->mutex);
  1608. __iwl_down(priv);
  1609. mutex_unlock(&priv->mutex);
  1610. iwl_cancel_deferred_work(priv);
  1611. }
  1612. #define HW_READY_TIMEOUT (50)
  1613. static int iwl_set_hw_ready(struct iwl_priv *priv)
  1614. {
  1615. int ret = 0;
  1616. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1617. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY);
  1618. /* See if we got it */
  1619. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1620. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1621. CSR_HW_IF_CONFIG_REG_BIT_NIC_READY,
  1622. HW_READY_TIMEOUT);
  1623. if (ret != -ETIMEDOUT)
  1624. priv->hw_ready = true;
  1625. else
  1626. priv->hw_ready = false;
  1627. IWL_DEBUG_INFO(priv, "hardware %s\n",
  1628. (priv->hw_ready == 1) ? "ready" : "not ready");
  1629. return ret;
  1630. }
  1631. static int iwl_prepare_card_hw(struct iwl_priv *priv)
  1632. {
  1633. int ret = 0;
  1634. IWL_DEBUG_INFO(priv, "iwl_prepare_card_hw enter \n");
  1635. ret = iwl_set_hw_ready(priv);
  1636. if (priv->hw_ready)
  1637. return ret;
  1638. /* If HW is not ready, prepare the conditions to check again */
  1639. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1640. CSR_HW_IF_CONFIG_REG_PREPARE);
  1641. ret = iwl_poll_bit(priv, CSR_HW_IF_CONFIG_REG,
  1642. ~CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE,
  1643. CSR_HW_IF_CONFIG_REG_BIT_NIC_PREPARE_DONE, 150000);
  1644. /* HW should be ready by now, check again. */
  1645. if (ret != -ETIMEDOUT)
  1646. iwl_set_hw_ready(priv);
  1647. return ret;
  1648. }
  1649. #define MAX_HW_RESTARTS 5
  1650. static int __iwl_up(struct iwl_priv *priv)
  1651. {
  1652. int i;
  1653. int ret;
  1654. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1655. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1656. return -EIO;
  1657. }
  1658. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1659. IWL_ERR(priv, "ucode not available for device bringup\n");
  1660. return -EIO;
  1661. }
  1662. iwl_prepare_card_hw(priv);
  1663. if (!priv->hw_ready) {
  1664. IWL_WARN(priv, "Exit HW not ready\n");
  1665. return -EIO;
  1666. }
  1667. /* If platform's RF_KILL switch is NOT set to KILL */
  1668. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1669. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1670. else
  1671. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1672. if (iwl_is_rfkill(priv)) {
  1673. wiphy_rfkill_set_hw_state(priv->hw->wiphy, true);
  1674. iwl_enable_interrupts(priv);
  1675. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  1676. return 0;
  1677. }
  1678. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1679. ret = iwl_hw_nic_init(priv);
  1680. if (ret) {
  1681. IWL_ERR(priv, "Unable to init nic\n");
  1682. return ret;
  1683. }
  1684. /* make sure rfkill handshake bits are cleared */
  1685. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1686. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1687. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1688. /* clear (again), then enable host interrupts */
  1689. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1690. iwl_enable_interrupts(priv);
  1691. /* really make sure rfkill handshake bits are cleared */
  1692. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1693. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1694. /* Copy original ucode data image from disk into backup cache.
  1695. * This will be used to initialize the on-board processor's
  1696. * data SRAM for a clean start when the runtime program first loads. */
  1697. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1698. priv->ucode_data.len);
  1699. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1700. iwl_clear_stations_table(priv);
  1701. /* load bootstrap state machine,
  1702. * load bootstrap program into processor's memory,
  1703. * prepare to load the "initialize" uCode */
  1704. ret = priv->cfg->ops->lib->load_ucode(priv);
  1705. if (ret) {
  1706. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1707. ret);
  1708. continue;
  1709. }
  1710. /* start card; "initialize" will load runtime ucode */
  1711. iwl_nic_start(priv);
  1712. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1713. return 0;
  1714. }
  1715. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1716. __iwl_down(priv);
  1717. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1718. /* tried to restart and config the device for as long as our
  1719. * patience could withstand */
  1720. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1721. return -EIO;
  1722. }
  1723. /*****************************************************************************
  1724. *
  1725. * Workqueue callbacks
  1726. *
  1727. *****************************************************************************/
  1728. static void iwl_bg_init_alive_start(struct work_struct *data)
  1729. {
  1730. struct iwl_priv *priv =
  1731. container_of(data, struct iwl_priv, init_alive_start.work);
  1732. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1733. return;
  1734. mutex_lock(&priv->mutex);
  1735. priv->cfg->ops->lib->init_alive_start(priv);
  1736. mutex_unlock(&priv->mutex);
  1737. }
  1738. static void iwl_bg_alive_start(struct work_struct *data)
  1739. {
  1740. struct iwl_priv *priv =
  1741. container_of(data, struct iwl_priv, alive_start.work);
  1742. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1743. return;
  1744. /* enable dram interrupt */
  1745. iwl_reset_ict(priv);
  1746. mutex_lock(&priv->mutex);
  1747. iwl_alive_start(priv);
  1748. mutex_unlock(&priv->mutex);
  1749. }
  1750. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1751. {
  1752. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1753. run_time_calib_work);
  1754. mutex_lock(&priv->mutex);
  1755. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1756. test_bit(STATUS_SCANNING, &priv->status)) {
  1757. mutex_unlock(&priv->mutex);
  1758. return;
  1759. }
  1760. if (priv->start_calib) {
  1761. iwl_chain_noise_calibration(priv, &priv->statistics);
  1762. iwl_sensitivity_calibration(priv, &priv->statistics);
  1763. }
  1764. mutex_unlock(&priv->mutex);
  1765. return;
  1766. }
  1767. static void iwl_bg_up(struct work_struct *data)
  1768. {
  1769. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1770. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1771. return;
  1772. mutex_lock(&priv->mutex);
  1773. __iwl_up(priv);
  1774. mutex_unlock(&priv->mutex);
  1775. }
  1776. static void iwl_bg_restart(struct work_struct *data)
  1777. {
  1778. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1779. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1780. return;
  1781. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  1782. mutex_lock(&priv->mutex);
  1783. priv->vif = NULL;
  1784. priv->is_open = 0;
  1785. mutex_unlock(&priv->mutex);
  1786. iwl_down(priv);
  1787. ieee80211_restart_hw(priv->hw);
  1788. } else {
  1789. iwl_down(priv);
  1790. queue_work(priv->workqueue, &priv->up);
  1791. }
  1792. }
  1793. static void iwl_bg_rx_replenish(struct work_struct *data)
  1794. {
  1795. struct iwl_priv *priv =
  1796. container_of(data, struct iwl_priv, rx_replenish);
  1797. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1798. return;
  1799. mutex_lock(&priv->mutex);
  1800. iwl_rx_replenish(priv);
  1801. mutex_unlock(&priv->mutex);
  1802. }
  1803. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1804. void iwl_post_associate(struct iwl_priv *priv)
  1805. {
  1806. struct ieee80211_conf *conf = NULL;
  1807. int ret = 0;
  1808. unsigned long flags;
  1809. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1810. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1811. return;
  1812. }
  1813. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1814. priv->assoc_id, priv->active_rxon.bssid_addr);
  1815. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1816. return;
  1817. if (!priv->vif || !priv->is_open)
  1818. return;
  1819. iwl_scan_cancel_timeout(priv, 200);
  1820. conf = ieee80211_get_hw_conf(priv->hw);
  1821. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1822. iwlcore_commit_rxon(priv);
  1823. iwl_setup_rxon_timing(priv);
  1824. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1825. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1826. if (ret)
  1827. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1828. "Attempting to continue.\n");
  1829. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1830. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1831. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1832. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1833. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1834. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1835. priv->assoc_id, priv->beacon_int);
  1836. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1837. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1838. else
  1839. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1840. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1841. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1842. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1843. else
  1844. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1845. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1846. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1847. }
  1848. iwlcore_commit_rxon(priv);
  1849. switch (priv->iw_mode) {
  1850. case NL80211_IFTYPE_STATION:
  1851. break;
  1852. case NL80211_IFTYPE_ADHOC:
  1853. /* assume default assoc id */
  1854. priv->assoc_id = 1;
  1855. iwl_rxon_add_station(priv, priv->bssid, 0);
  1856. iwl_send_beacon_cmd(priv);
  1857. break;
  1858. default:
  1859. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1860. __func__, priv->iw_mode);
  1861. break;
  1862. }
  1863. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1864. priv->assoc_station_added = 1;
  1865. spin_lock_irqsave(&priv->lock, flags);
  1866. iwl_activate_qos(priv, 0);
  1867. spin_unlock_irqrestore(&priv->lock, flags);
  1868. /* the chain noise calibration will enabled PM upon completion
  1869. * If chain noise has already been run, then we need to enable
  1870. * power management here */
  1871. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1872. iwl_power_update_mode(priv, false);
  1873. /* Enable Rx differential gain and sensitivity calibrations */
  1874. iwl_chain_noise_reset(priv);
  1875. priv->start_calib = 1;
  1876. }
  1877. /*****************************************************************************
  1878. *
  1879. * mac80211 entry point functions
  1880. *
  1881. *****************************************************************************/
  1882. #define UCODE_READY_TIMEOUT (4 * HZ)
  1883. /*
  1884. * Not a mac80211 entry point function, but it fits in with all the
  1885. * other mac80211 functions grouped here.
  1886. */
  1887. static int iwl_setup_mac(struct iwl_priv *priv)
  1888. {
  1889. int ret;
  1890. struct ieee80211_hw *hw = priv->hw;
  1891. hw->rate_control_algorithm = "iwl-agn-rs";
  1892. /* Tell mac80211 our characteristics */
  1893. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  1894. IEEE80211_HW_NOISE_DBM |
  1895. IEEE80211_HW_AMPDU_AGGREGATION |
  1896. IEEE80211_HW_SPECTRUM_MGMT;
  1897. if (!priv->cfg->broken_powersave)
  1898. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  1899. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  1900. hw->sta_data_size = sizeof(struct iwl_station_priv);
  1901. hw->wiphy->interface_modes =
  1902. BIT(NL80211_IFTYPE_STATION) |
  1903. BIT(NL80211_IFTYPE_ADHOC);
  1904. hw->wiphy->custom_regulatory = true;
  1905. /* Firmware does not support this */
  1906. hw->wiphy->disable_beacon_hints = true;
  1907. /*
  1908. * For now, disable PS by default because it affects
  1909. * RX performance significantly.
  1910. */
  1911. hw->wiphy->ps_default = false;
  1912. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX;
  1913. /* we create the 802.11 header and a zero-length SSID element */
  1914. hw->wiphy->max_scan_ie_len = IWL_MAX_PROBE_REQUEST - 24 - 2;
  1915. /* Default value; 4 EDCA QOS priorities */
  1916. hw->queues = 4;
  1917. hw->max_listen_interval = IWL_CONN_MAX_LISTEN_INTERVAL;
  1918. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  1919. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  1920. &priv->bands[IEEE80211_BAND_2GHZ];
  1921. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  1922. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  1923. &priv->bands[IEEE80211_BAND_5GHZ];
  1924. ret = ieee80211_register_hw(priv->hw);
  1925. if (ret) {
  1926. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  1927. return ret;
  1928. }
  1929. priv->mac80211_registered = 1;
  1930. return 0;
  1931. }
  1932. static int iwl_mac_start(struct ieee80211_hw *hw)
  1933. {
  1934. struct iwl_priv *priv = hw->priv;
  1935. int ret;
  1936. IWL_DEBUG_MAC80211(priv, "enter\n");
  1937. /* we should be verifying the device is ready to be opened */
  1938. mutex_lock(&priv->mutex);
  1939. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1940. * ucode filename and max sizes are card-specific. */
  1941. if (!priv->ucode_code.len) {
  1942. ret = iwl_read_ucode(priv);
  1943. if (ret) {
  1944. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1945. mutex_unlock(&priv->mutex);
  1946. return ret;
  1947. }
  1948. }
  1949. ret = __iwl_up(priv);
  1950. mutex_unlock(&priv->mutex);
  1951. if (ret)
  1952. return ret;
  1953. if (iwl_is_rfkill(priv))
  1954. goto out;
  1955. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1956. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1957. * mac80211 will not be run successfully. */
  1958. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1959. test_bit(STATUS_READY, &priv->status),
  1960. UCODE_READY_TIMEOUT);
  1961. if (!ret) {
  1962. if (!test_bit(STATUS_READY, &priv->status)) {
  1963. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1964. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1965. return -ETIMEDOUT;
  1966. }
  1967. }
  1968. iwl_led_start(priv);
  1969. out:
  1970. priv->is_open = 1;
  1971. IWL_DEBUG_MAC80211(priv, "leave\n");
  1972. return 0;
  1973. }
  1974. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1975. {
  1976. struct iwl_priv *priv = hw->priv;
  1977. IWL_DEBUG_MAC80211(priv, "enter\n");
  1978. if (!priv->is_open)
  1979. return;
  1980. priv->is_open = 0;
  1981. if (iwl_is_ready_rf(priv) || test_bit(STATUS_SCAN_HW, &priv->status)) {
  1982. /* stop mac, cancel any scan request and clear
  1983. * RXON_FILTER_ASSOC_MSK BIT
  1984. */
  1985. mutex_lock(&priv->mutex);
  1986. iwl_scan_cancel_timeout(priv, 100);
  1987. mutex_unlock(&priv->mutex);
  1988. }
  1989. iwl_down(priv);
  1990. flush_workqueue(priv->workqueue);
  1991. /* enable interrupts again in order to receive rfkill changes */
  1992. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1993. iwl_enable_interrupts(priv);
  1994. IWL_DEBUG_MAC80211(priv, "leave\n");
  1995. }
  1996. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1997. {
  1998. struct iwl_priv *priv = hw->priv;
  1999. IWL_DEBUG_MACDUMP(priv, "enter\n");
  2000. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2001. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2002. if (iwl_tx_skb(priv, skb))
  2003. dev_kfree_skb_any(skb);
  2004. IWL_DEBUG_MACDUMP(priv, "leave\n");
  2005. return NETDEV_TX_OK;
  2006. }
  2007. void iwl_config_ap(struct iwl_priv *priv)
  2008. {
  2009. int ret = 0;
  2010. unsigned long flags;
  2011. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2012. return;
  2013. /* The following should be done only at AP bring up */
  2014. if (!iwl_is_associated(priv)) {
  2015. /* RXON - unassoc (to set timing command) */
  2016. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2017. iwlcore_commit_rxon(priv);
  2018. /* RXON Timing */
  2019. iwl_setup_rxon_timing(priv);
  2020. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2021. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2022. if (ret)
  2023. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2024. "Attempting to continue.\n");
  2025. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2026. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2027. /* FIXME: what should be the assoc_id for AP? */
  2028. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  2029. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2030. priv->staging_rxon.flags |=
  2031. RXON_FLG_SHORT_PREAMBLE_MSK;
  2032. else
  2033. priv->staging_rxon.flags &=
  2034. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2035. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2036. if (priv->assoc_capability &
  2037. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2038. priv->staging_rxon.flags |=
  2039. RXON_FLG_SHORT_SLOT_MSK;
  2040. else
  2041. priv->staging_rxon.flags &=
  2042. ~RXON_FLG_SHORT_SLOT_MSK;
  2043. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  2044. priv->staging_rxon.flags &=
  2045. ~RXON_FLG_SHORT_SLOT_MSK;
  2046. }
  2047. /* restore RXON assoc */
  2048. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2049. iwlcore_commit_rxon(priv);
  2050. spin_lock_irqsave(&priv->lock, flags);
  2051. iwl_activate_qos(priv, 1);
  2052. spin_unlock_irqrestore(&priv->lock, flags);
  2053. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2054. }
  2055. iwl_send_beacon_cmd(priv);
  2056. /* FIXME - we need to add code here to detect a totally new
  2057. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2058. * clear sta table, add BCAST sta... */
  2059. }
  2060. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2061. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2062. u32 iv32, u16 *phase1key)
  2063. {
  2064. struct iwl_priv *priv = hw->priv;
  2065. IWL_DEBUG_MAC80211(priv, "enter\n");
  2066. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2067. IWL_DEBUG_MAC80211(priv, "leave\n");
  2068. }
  2069. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2070. struct ieee80211_vif *vif,
  2071. struct ieee80211_sta *sta,
  2072. struct ieee80211_key_conf *key)
  2073. {
  2074. struct iwl_priv *priv = hw->priv;
  2075. const u8 *addr;
  2076. int ret;
  2077. u8 sta_id;
  2078. bool is_default_wep_key = false;
  2079. IWL_DEBUG_MAC80211(priv, "enter\n");
  2080. if (priv->cfg->mod_params->sw_crypto) {
  2081. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2082. return -EOPNOTSUPP;
  2083. }
  2084. addr = sta ? sta->addr : iwl_bcast_addr;
  2085. sta_id = iwl_find_station(priv, addr);
  2086. if (sta_id == IWL_INVALID_STATION) {
  2087. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2088. addr);
  2089. return -EINVAL;
  2090. }
  2091. mutex_lock(&priv->mutex);
  2092. iwl_scan_cancel_timeout(priv, 100);
  2093. mutex_unlock(&priv->mutex);
  2094. /* If we are getting WEP group key and we didn't receive any key mapping
  2095. * so far, we are in legacy wep mode (group key only), otherwise we are
  2096. * in 1X mode.
  2097. * In legacy wep mode, we use another host command to the uCode */
  2098. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2099. priv->iw_mode != NL80211_IFTYPE_AP) {
  2100. if (cmd == SET_KEY)
  2101. is_default_wep_key = !priv->key_mapping_key;
  2102. else
  2103. is_default_wep_key =
  2104. (key->hw_key_idx == HW_KEY_DEFAULT);
  2105. }
  2106. switch (cmd) {
  2107. case SET_KEY:
  2108. if (is_default_wep_key)
  2109. ret = iwl_set_default_wep_key(priv, key);
  2110. else
  2111. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2112. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2113. break;
  2114. case DISABLE_KEY:
  2115. if (is_default_wep_key)
  2116. ret = iwl_remove_default_wep_key(priv, key);
  2117. else
  2118. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2119. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2120. break;
  2121. default:
  2122. ret = -EINVAL;
  2123. }
  2124. IWL_DEBUG_MAC80211(priv, "leave\n");
  2125. return ret;
  2126. }
  2127. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2128. enum ieee80211_ampdu_mlme_action action,
  2129. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2130. {
  2131. struct iwl_priv *priv = hw->priv;
  2132. int ret;
  2133. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2134. sta->addr, tid);
  2135. if (!(priv->cfg->sku & IWL_SKU_N))
  2136. return -EACCES;
  2137. switch (action) {
  2138. case IEEE80211_AMPDU_RX_START:
  2139. IWL_DEBUG_HT(priv, "start Rx\n");
  2140. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2141. case IEEE80211_AMPDU_RX_STOP:
  2142. IWL_DEBUG_HT(priv, "stop Rx\n");
  2143. ret = iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2144. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2145. return 0;
  2146. else
  2147. return ret;
  2148. case IEEE80211_AMPDU_TX_START:
  2149. IWL_DEBUG_HT(priv, "start Tx\n");
  2150. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2151. case IEEE80211_AMPDU_TX_STOP:
  2152. IWL_DEBUG_HT(priv, "stop Tx\n");
  2153. ret = iwl_tx_agg_stop(priv, sta->addr, tid);
  2154. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2155. return 0;
  2156. else
  2157. return ret;
  2158. default:
  2159. IWL_DEBUG_HT(priv, "unknown\n");
  2160. return -EINVAL;
  2161. break;
  2162. }
  2163. return 0;
  2164. }
  2165. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2166. struct ieee80211_low_level_stats *stats)
  2167. {
  2168. struct iwl_priv *priv = hw->priv;
  2169. priv = hw->priv;
  2170. IWL_DEBUG_MAC80211(priv, "enter\n");
  2171. IWL_DEBUG_MAC80211(priv, "leave\n");
  2172. return 0;
  2173. }
  2174. /*****************************************************************************
  2175. *
  2176. * sysfs attributes
  2177. *
  2178. *****************************************************************************/
  2179. #ifdef CONFIG_IWLWIFI_DEBUG
  2180. /*
  2181. * The following adds a new attribute to the sysfs representation
  2182. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2183. * used for controlling the debug level.
  2184. *
  2185. * See the level definitions in iwl for details.
  2186. *
  2187. * The debug_level being managed using sysfs below is a per device debug
  2188. * level that is used instead of the global debug level if it (the per
  2189. * device debug level) is set.
  2190. */
  2191. static ssize_t show_debug_level(struct device *d,
  2192. struct device_attribute *attr, char *buf)
  2193. {
  2194. struct iwl_priv *priv = dev_get_drvdata(d);
  2195. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2196. }
  2197. static ssize_t store_debug_level(struct device *d,
  2198. struct device_attribute *attr,
  2199. const char *buf, size_t count)
  2200. {
  2201. struct iwl_priv *priv = dev_get_drvdata(d);
  2202. unsigned long val;
  2203. int ret;
  2204. ret = strict_strtoul(buf, 0, &val);
  2205. if (ret)
  2206. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2207. else {
  2208. priv->debug_level = val;
  2209. if (iwl_alloc_traffic_mem(priv))
  2210. IWL_ERR(priv,
  2211. "Not enough memory to generate traffic log\n");
  2212. }
  2213. return strnlen(buf, count);
  2214. }
  2215. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2216. show_debug_level, store_debug_level);
  2217. #endif /* CONFIG_IWLWIFI_DEBUG */
  2218. static ssize_t show_temperature(struct device *d,
  2219. struct device_attribute *attr, char *buf)
  2220. {
  2221. struct iwl_priv *priv = dev_get_drvdata(d);
  2222. if (!iwl_is_alive(priv))
  2223. return -EAGAIN;
  2224. return sprintf(buf, "%d\n", priv->temperature);
  2225. }
  2226. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2227. static ssize_t show_tx_power(struct device *d,
  2228. struct device_attribute *attr, char *buf)
  2229. {
  2230. struct iwl_priv *priv = dev_get_drvdata(d);
  2231. if (!iwl_is_ready_rf(priv))
  2232. return sprintf(buf, "off\n");
  2233. else
  2234. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2235. }
  2236. static ssize_t store_tx_power(struct device *d,
  2237. struct device_attribute *attr,
  2238. const char *buf, size_t count)
  2239. {
  2240. struct iwl_priv *priv = dev_get_drvdata(d);
  2241. unsigned long val;
  2242. int ret;
  2243. ret = strict_strtoul(buf, 10, &val);
  2244. if (ret)
  2245. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2246. else {
  2247. ret = iwl_set_tx_power(priv, val, false);
  2248. if (ret)
  2249. IWL_ERR(priv, "failed setting tx power (0x%d).\n",
  2250. ret);
  2251. else
  2252. ret = count;
  2253. }
  2254. return ret;
  2255. }
  2256. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2257. static ssize_t show_flags(struct device *d,
  2258. struct device_attribute *attr, char *buf)
  2259. {
  2260. struct iwl_priv *priv = dev_get_drvdata(d);
  2261. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2262. }
  2263. static ssize_t store_flags(struct device *d,
  2264. struct device_attribute *attr,
  2265. const char *buf, size_t count)
  2266. {
  2267. struct iwl_priv *priv = dev_get_drvdata(d);
  2268. unsigned long val;
  2269. u32 flags;
  2270. int ret = strict_strtoul(buf, 0, &val);
  2271. if (ret)
  2272. return ret;
  2273. flags = (u32)val;
  2274. mutex_lock(&priv->mutex);
  2275. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2276. /* Cancel any currently running scans... */
  2277. if (iwl_scan_cancel_timeout(priv, 100))
  2278. IWL_WARN(priv, "Could not cancel scan.\n");
  2279. else {
  2280. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2281. priv->staging_rxon.flags = cpu_to_le32(flags);
  2282. iwlcore_commit_rxon(priv);
  2283. }
  2284. }
  2285. mutex_unlock(&priv->mutex);
  2286. return count;
  2287. }
  2288. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2289. static ssize_t show_filter_flags(struct device *d,
  2290. struct device_attribute *attr, char *buf)
  2291. {
  2292. struct iwl_priv *priv = dev_get_drvdata(d);
  2293. return sprintf(buf, "0x%04X\n",
  2294. le32_to_cpu(priv->active_rxon.filter_flags));
  2295. }
  2296. static ssize_t store_filter_flags(struct device *d,
  2297. struct device_attribute *attr,
  2298. const char *buf, size_t count)
  2299. {
  2300. struct iwl_priv *priv = dev_get_drvdata(d);
  2301. unsigned long val;
  2302. u32 filter_flags;
  2303. int ret = strict_strtoul(buf, 0, &val);
  2304. if (ret)
  2305. return ret;
  2306. filter_flags = (u32)val;
  2307. mutex_lock(&priv->mutex);
  2308. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2309. /* Cancel any currently running scans... */
  2310. if (iwl_scan_cancel_timeout(priv, 100))
  2311. IWL_WARN(priv, "Could not cancel scan.\n");
  2312. else {
  2313. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2314. "0x%04X\n", filter_flags);
  2315. priv->staging_rxon.filter_flags =
  2316. cpu_to_le32(filter_flags);
  2317. iwlcore_commit_rxon(priv);
  2318. }
  2319. }
  2320. mutex_unlock(&priv->mutex);
  2321. return count;
  2322. }
  2323. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2324. store_filter_flags);
  2325. static ssize_t show_statistics(struct device *d,
  2326. struct device_attribute *attr, char *buf)
  2327. {
  2328. struct iwl_priv *priv = dev_get_drvdata(d);
  2329. u32 size = sizeof(struct iwl_notif_statistics);
  2330. u32 len = 0, ofs = 0;
  2331. u8 *data = (u8 *)&priv->statistics;
  2332. int rc = 0;
  2333. if (!iwl_is_alive(priv))
  2334. return -EAGAIN;
  2335. mutex_lock(&priv->mutex);
  2336. rc = iwl_send_statistics_request(priv, 0);
  2337. mutex_unlock(&priv->mutex);
  2338. if (rc) {
  2339. len = sprintf(buf,
  2340. "Error sending statistics request: 0x%08X\n", rc);
  2341. return len;
  2342. }
  2343. while (size && (PAGE_SIZE - len)) {
  2344. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2345. PAGE_SIZE - len, 1);
  2346. len = strlen(buf);
  2347. if (PAGE_SIZE - len)
  2348. buf[len++] = '\n';
  2349. ofs += 16;
  2350. size -= min(size, 16U);
  2351. }
  2352. return len;
  2353. }
  2354. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2355. static ssize_t show_rts_ht_protection(struct device *d,
  2356. struct device_attribute *attr, char *buf)
  2357. {
  2358. struct iwl_priv *priv = dev_get_drvdata(d);
  2359. return sprintf(buf, "%s\n",
  2360. priv->cfg->use_rts_for_ht ? "RTS/CTS" : "CTS-to-self");
  2361. }
  2362. static ssize_t store_rts_ht_protection(struct device *d,
  2363. struct device_attribute *attr,
  2364. const char *buf, size_t count)
  2365. {
  2366. struct iwl_priv *priv = dev_get_drvdata(d);
  2367. unsigned long val;
  2368. int ret;
  2369. ret = strict_strtoul(buf, 10, &val);
  2370. if (ret)
  2371. IWL_INFO(priv, "Input is not in decimal form.\n");
  2372. else {
  2373. if (!iwl_is_associated(priv))
  2374. priv->cfg->use_rts_for_ht = val ? true : false;
  2375. else
  2376. IWL_ERR(priv, "Sta associated with AP - "
  2377. "Change protection mechanism is not allowed\n");
  2378. ret = count;
  2379. }
  2380. return ret;
  2381. }
  2382. static DEVICE_ATTR(rts_ht_protection, S_IWUSR | S_IRUGO,
  2383. show_rts_ht_protection, store_rts_ht_protection);
  2384. /*****************************************************************************
  2385. *
  2386. * driver setup and teardown
  2387. *
  2388. *****************************************************************************/
  2389. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2390. {
  2391. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  2392. init_waitqueue_head(&priv->wait_command_queue);
  2393. INIT_WORK(&priv->up, iwl_bg_up);
  2394. INIT_WORK(&priv->restart, iwl_bg_restart);
  2395. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2396. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2397. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2398. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2399. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2400. iwl_setup_scan_deferred_work(priv);
  2401. if (priv->cfg->ops->lib->setup_deferred_work)
  2402. priv->cfg->ops->lib->setup_deferred_work(priv);
  2403. init_timer(&priv->statistics_periodic);
  2404. priv->statistics_periodic.data = (unsigned long)priv;
  2405. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2406. if (!priv->cfg->use_isr_legacy)
  2407. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2408. iwl_irq_tasklet, (unsigned long)priv);
  2409. else
  2410. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2411. iwl_irq_tasklet_legacy, (unsigned long)priv);
  2412. }
  2413. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2414. {
  2415. if (priv->cfg->ops->lib->cancel_deferred_work)
  2416. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2417. cancel_delayed_work_sync(&priv->init_alive_start);
  2418. cancel_delayed_work(&priv->scan_check);
  2419. cancel_delayed_work(&priv->alive_start);
  2420. cancel_work_sync(&priv->beacon_update);
  2421. del_timer_sync(&priv->statistics_periodic);
  2422. }
  2423. static struct attribute *iwl_sysfs_entries[] = {
  2424. &dev_attr_flags.attr,
  2425. &dev_attr_filter_flags.attr,
  2426. &dev_attr_statistics.attr,
  2427. &dev_attr_temperature.attr,
  2428. &dev_attr_tx_power.attr,
  2429. &dev_attr_rts_ht_protection.attr,
  2430. #ifdef CONFIG_IWLWIFI_DEBUG
  2431. &dev_attr_debug_level.attr,
  2432. #endif
  2433. NULL
  2434. };
  2435. static struct attribute_group iwl_attribute_group = {
  2436. .name = NULL, /* put in device directory */
  2437. .attrs = iwl_sysfs_entries,
  2438. };
  2439. static struct ieee80211_ops iwl_hw_ops = {
  2440. .tx = iwl_mac_tx,
  2441. .start = iwl_mac_start,
  2442. .stop = iwl_mac_stop,
  2443. .add_interface = iwl_mac_add_interface,
  2444. .remove_interface = iwl_mac_remove_interface,
  2445. .config = iwl_mac_config,
  2446. .configure_filter = iwl_configure_filter,
  2447. .set_key = iwl_mac_set_key,
  2448. .update_tkip_key = iwl_mac_update_tkip_key,
  2449. .get_stats = iwl_mac_get_stats,
  2450. .get_tx_stats = iwl_mac_get_tx_stats,
  2451. .conf_tx = iwl_mac_conf_tx,
  2452. .reset_tsf = iwl_mac_reset_tsf,
  2453. .bss_info_changed = iwl_bss_info_changed,
  2454. .ampdu_action = iwl_mac_ampdu_action,
  2455. .hw_scan = iwl_mac_hw_scan
  2456. };
  2457. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2458. {
  2459. int err = 0;
  2460. struct iwl_priv *priv;
  2461. struct ieee80211_hw *hw;
  2462. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2463. unsigned long flags;
  2464. u16 pci_cmd;
  2465. /************************
  2466. * 1. Allocating HW data
  2467. ************************/
  2468. /* Disabling hardware scan means that mac80211 will perform scans
  2469. * "the hard way", rather than using device's scan. */
  2470. if (cfg->mod_params->disable_hw_scan) {
  2471. if (iwl_debug_level & IWL_DL_INFO)
  2472. dev_printk(KERN_DEBUG, &(pdev->dev),
  2473. "Disabling hw_scan\n");
  2474. iwl_hw_ops.hw_scan = NULL;
  2475. }
  2476. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2477. if (!hw) {
  2478. err = -ENOMEM;
  2479. goto out;
  2480. }
  2481. priv = hw->priv;
  2482. /* At this point both hw and priv are allocated. */
  2483. SET_IEEE80211_DEV(hw, &pdev->dev);
  2484. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2485. priv->cfg = cfg;
  2486. priv->pci_dev = pdev;
  2487. priv->inta_mask = CSR_INI_SET_MASK;
  2488. #ifdef CONFIG_IWLWIFI_DEBUG
  2489. atomic_set(&priv->restrict_refcnt, 0);
  2490. #endif
  2491. if (iwl_alloc_traffic_mem(priv))
  2492. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  2493. /**************************
  2494. * 2. Initializing PCI bus
  2495. **************************/
  2496. if (pci_enable_device(pdev)) {
  2497. err = -ENODEV;
  2498. goto out_ieee80211_free_hw;
  2499. }
  2500. pci_set_master(pdev);
  2501. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2502. if (!err)
  2503. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2504. if (err) {
  2505. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2506. if (!err)
  2507. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2508. /* both attempts failed: */
  2509. if (err) {
  2510. IWL_WARN(priv, "No suitable DMA available.\n");
  2511. goto out_pci_disable_device;
  2512. }
  2513. }
  2514. err = pci_request_regions(pdev, DRV_NAME);
  2515. if (err)
  2516. goto out_pci_disable_device;
  2517. pci_set_drvdata(pdev, priv);
  2518. /***********************
  2519. * 3. Read REV register
  2520. ***********************/
  2521. priv->hw_base = pci_iomap(pdev, 0, 0);
  2522. if (!priv->hw_base) {
  2523. err = -ENODEV;
  2524. goto out_pci_release_regions;
  2525. }
  2526. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2527. (unsigned long long) pci_resource_len(pdev, 0));
  2528. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2529. /* this spin lock will be used in apm_ops.init and EEPROM access
  2530. * we should init now
  2531. */
  2532. spin_lock_init(&priv->reg_lock);
  2533. iwl_hw_detect(priv);
  2534. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2535. priv->cfg->name, priv->hw_rev);
  2536. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2537. * PCI Tx retries from interfering with C3 CPU state */
  2538. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2539. iwl_prepare_card_hw(priv);
  2540. if (!priv->hw_ready) {
  2541. IWL_WARN(priv, "Failed, HW not ready\n");
  2542. goto out_iounmap;
  2543. }
  2544. /* amp init */
  2545. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2546. if (err < 0) {
  2547. IWL_ERR(priv, "Failed to init APMG\n");
  2548. goto out_iounmap;
  2549. }
  2550. /*****************
  2551. * 4. Read EEPROM
  2552. *****************/
  2553. /* Read the EEPROM */
  2554. err = iwl_eeprom_init(priv);
  2555. if (err) {
  2556. IWL_ERR(priv, "Unable to init EEPROM\n");
  2557. goto out_iounmap;
  2558. }
  2559. err = iwl_eeprom_check_version(priv);
  2560. if (err)
  2561. goto out_free_eeprom;
  2562. /* extract MAC Address */
  2563. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2564. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2565. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2566. /************************
  2567. * 5. Setup HW constants
  2568. ************************/
  2569. if (iwl_set_hw_params(priv)) {
  2570. IWL_ERR(priv, "failed to set hw parameters\n");
  2571. goto out_free_eeprom;
  2572. }
  2573. /*******************
  2574. * 6. Setup priv
  2575. *******************/
  2576. err = iwl_init_drv(priv);
  2577. if (err)
  2578. goto out_free_eeprom;
  2579. /* At this point both hw and priv are initialized. */
  2580. /********************
  2581. * 7. Setup services
  2582. ********************/
  2583. spin_lock_irqsave(&priv->lock, flags);
  2584. iwl_disable_interrupts(priv);
  2585. spin_unlock_irqrestore(&priv->lock, flags);
  2586. pci_enable_msi(priv->pci_dev);
  2587. iwl_alloc_isr_ict(priv);
  2588. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  2589. IRQF_SHARED, DRV_NAME, priv);
  2590. if (err) {
  2591. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2592. goto out_disable_msi;
  2593. }
  2594. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2595. if (err) {
  2596. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2597. goto out_free_irq;
  2598. }
  2599. iwl_setup_deferred_work(priv);
  2600. iwl_setup_rx_handlers(priv);
  2601. /**********************************
  2602. * 8. Setup and register mac80211
  2603. **********************************/
  2604. /* enable interrupts if needed: hw bug w/a */
  2605. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2606. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2607. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2608. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2609. }
  2610. iwl_enable_interrupts(priv);
  2611. err = iwl_setup_mac(priv);
  2612. if (err)
  2613. goto out_remove_sysfs;
  2614. err = iwl_dbgfs_register(priv, DRV_NAME);
  2615. if (err)
  2616. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  2617. /* If platform's RF_KILL switch is NOT set to KILL */
  2618. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2619. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2620. else
  2621. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2622. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  2623. test_bit(STATUS_RF_KILL_HW, &priv->status));
  2624. iwl_power_initialize(priv);
  2625. iwl_tt_initialize(priv);
  2626. return 0;
  2627. out_remove_sysfs:
  2628. destroy_workqueue(priv->workqueue);
  2629. priv->workqueue = NULL;
  2630. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2631. out_free_irq:
  2632. free_irq(priv->pci_dev->irq, priv);
  2633. iwl_free_isr_ict(priv);
  2634. out_disable_msi:
  2635. pci_disable_msi(priv->pci_dev);
  2636. iwl_uninit_drv(priv);
  2637. out_free_eeprom:
  2638. iwl_eeprom_free(priv);
  2639. out_iounmap:
  2640. pci_iounmap(pdev, priv->hw_base);
  2641. out_pci_release_regions:
  2642. pci_set_drvdata(pdev, NULL);
  2643. pci_release_regions(pdev);
  2644. out_pci_disable_device:
  2645. pci_disable_device(pdev);
  2646. out_ieee80211_free_hw:
  2647. iwl_free_traffic_mem(priv);
  2648. ieee80211_free_hw(priv->hw);
  2649. out:
  2650. return err;
  2651. }
  2652. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2653. {
  2654. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2655. unsigned long flags;
  2656. if (!priv)
  2657. return;
  2658. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2659. iwl_dbgfs_unregister(priv);
  2660. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2661. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2662. * to be called and iwl_down since we are removing the device
  2663. * we need to set STATUS_EXIT_PENDING bit.
  2664. */
  2665. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2666. if (priv->mac80211_registered) {
  2667. ieee80211_unregister_hw(priv->hw);
  2668. priv->mac80211_registered = 0;
  2669. } else {
  2670. iwl_down(priv);
  2671. }
  2672. /*
  2673. * Make sure device is reset to low power before unloading driver.
  2674. * This may be redundant with iwl_down(), but there are paths to
  2675. * run iwl_down() without calling apm_ops.stop(), and there are
  2676. * paths to avoid running iwl_down() at all before leaving driver.
  2677. * This (inexpensive) call *makes sure* device is reset.
  2678. */
  2679. priv->cfg->ops->lib->apm_ops.stop(priv);
  2680. iwl_tt_exit(priv);
  2681. /* make sure we flush any pending irq or
  2682. * tasklet for the driver
  2683. */
  2684. spin_lock_irqsave(&priv->lock, flags);
  2685. iwl_disable_interrupts(priv);
  2686. spin_unlock_irqrestore(&priv->lock, flags);
  2687. iwl_synchronize_irq(priv);
  2688. iwl_dealloc_ucode_pci(priv);
  2689. if (priv->rxq.bd)
  2690. iwl_rx_queue_free(priv, &priv->rxq);
  2691. iwl_hw_txq_ctx_free(priv);
  2692. iwl_clear_stations_table(priv);
  2693. iwl_eeprom_free(priv);
  2694. /*netif_stop_queue(dev); */
  2695. flush_workqueue(priv->workqueue);
  2696. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  2697. * priv->workqueue... so we can't take down the workqueue
  2698. * until now... */
  2699. destroy_workqueue(priv->workqueue);
  2700. priv->workqueue = NULL;
  2701. iwl_free_traffic_mem(priv);
  2702. free_irq(priv->pci_dev->irq, priv);
  2703. pci_disable_msi(priv->pci_dev);
  2704. pci_iounmap(pdev, priv->hw_base);
  2705. pci_release_regions(pdev);
  2706. pci_disable_device(pdev);
  2707. pci_set_drvdata(pdev, NULL);
  2708. iwl_uninit_drv(priv);
  2709. iwl_free_isr_ict(priv);
  2710. if (priv->ibss_beacon)
  2711. dev_kfree_skb(priv->ibss_beacon);
  2712. ieee80211_free_hw(priv->hw);
  2713. }
  2714. /*****************************************************************************
  2715. *
  2716. * driver and module entry point
  2717. *
  2718. *****************************************************************************/
  2719. /* Hardware specific file defines the PCI IDs table for that hardware module */
  2720. static struct pci_device_id iwl_hw_card_ids[] = {
  2721. #ifdef CONFIG_IWL4965
  2722. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  2723. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  2724. #endif /* CONFIG_IWL4965 */
  2725. #ifdef CONFIG_IWL5000
  2726. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  2727. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  2728. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  2729. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  2730. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  2731. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  2732. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  2733. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  2734. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  2735. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  2736. /* 5350 WiFi/WiMax */
  2737. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  2738. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  2739. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  2740. /* 5150 Wifi/WiMax */
  2741. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  2742. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  2743. /* 6x00 Series */
  2744. {IWL_PCI_DEVICE(0x008D, 0x1301, iwl6000h_2agn_cfg)},
  2745. {IWL_PCI_DEVICE(0x008D, 0x1321, iwl6000h_2agn_cfg)},
  2746. {IWL_PCI_DEVICE(0x008D, 0x1326, iwl6000h_2abg_cfg)},
  2747. {IWL_PCI_DEVICE(0x008D, 0x1306, iwl6000h_2abg_cfg)},
  2748. {IWL_PCI_DEVICE(0x008D, 0x1307, iwl6000h_2bg_cfg)},
  2749. {IWL_PCI_DEVICE(0x008E, 0x1311, iwl6000h_2agn_cfg)},
  2750. {IWL_PCI_DEVICE(0x008E, 0x1316, iwl6000h_2abg_cfg)},
  2751. {IWL_PCI_DEVICE(0x422B, 0x1101, iwl6000_3agn_cfg)},
  2752. {IWL_PCI_DEVICE(0x422B, 0x1121, iwl6000_3agn_cfg)},
  2753. {IWL_PCI_DEVICE(0x422C, 0x1301, iwl6000i_2agn_cfg)},
  2754. {IWL_PCI_DEVICE(0x422C, 0x1306, iwl6000i_2abg_cfg)},
  2755. {IWL_PCI_DEVICE(0x422C, 0x1307, iwl6000i_2bg_cfg)},
  2756. {IWL_PCI_DEVICE(0x422C, 0x1321, iwl6000i_2agn_cfg)},
  2757. {IWL_PCI_DEVICE(0x422C, 0x1326, iwl6000i_2abg_cfg)},
  2758. {IWL_PCI_DEVICE(0x4238, 0x1111, iwl6000_3agn_cfg)},
  2759. {IWL_PCI_DEVICE(0x4239, 0x1311, iwl6000i_2agn_cfg)},
  2760. {IWL_PCI_DEVICE(0x4239, 0x1316, iwl6000i_2abg_cfg)},
  2761. /* 6x50 WiFi/WiMax Series */
  2762. {IWL_PCI_DEVICE(0x0086, 0x1101, iwl6050_3agn_cfg)},
  2763. {IWL_PCI_DEVICE(0x0086, 0x1121, iwl6050_3agn_cfg)},
  2764. {IWL_PCI_DEVICE(0x0087, 0x1301, iwl6050_2agn_cfg)},
  2765. {IWL_PCI_DEVICE(0x0087, 0x1306, iwl6050_2abg_cfg)},
  2766. {IWL_PCI_DEVICE(0x0087, 0x1321, iwl6050_2agn_cfg)},
  2767. {IWL_PCI_DEVICE(0x0087, 0x1326, iwl6050_2abg_cfg)},
  2768. {IWL_PCI_DEVICE(0x0088, 0x1111, iwl6050_3agn_cfg)},
  2769. {IWL_PCI_DEVICE(0x0089, 0x1311, iwl6050_2agn_cfg)},
  2770. {IWL_PCI_DEVICE(0x0089, 0x1316, iwl6050_2abg_cfg)},
  2771. /* 1000 Series WiFi */
  2772. {IWL_PCI_DEVICE(0x0083, 0x1205, iwl1000_bgn_cfg)},
  2773. {IWL_PCI_DEVICE(0x0083, 0x1305, iwl1000_bgn_cfg)},
  2774. {IWL_PCI_DEVICE(0x0083, 0x1225, iwl1000_bgn_cfg)},
  2775. {IWL_PCI_DEVICE(0x0083, 0x1325, iwl1000_bgn_cfg)},
  2776. {IWL_PCI_DEVICE(0x0084, 0x1215, iwl1000_bgn_cfg)},
  2777. {IWL_PCI_DEVICE(0x0084, 0x1315, iwl1000_bgn_cfg)},
  2778. {IWL_PCI_DEVICE(0x0083, 0x1206, iwl1000_bg_cfg)},
  2779. {IWL_PCI_DEVICE(0x0083, 0x1306, iwl1000_bg_cfg)},
  2780. {IWL_PCI_DEVICE(0x0083, 0x1226, iwl1000_bg_cfg)},
  2781. {IWL_PCI_DEVICE(0x0083, 0x1326, iwl1000_bg_cfg)},
  2782. {IWL_PCI_DEVICE(0x0084, 0x1216, iwl1000_bg_cfg)},
  2783. {IWL_PCI_DEVICE(0x0084, 0x1316, iwl1000_bg_cfg)},
  2784. #endif /* CONFIG_IWL5000 */
  2785. {0}
  2786. };
  2787. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  2788. static struct pci_driver iwl_driver = {
  2789. .name = DRV_NAME,
  2790. .id_table = iwl_hw_card_ids,
  2791. .probe = iwl_pci_probe,
  2792. .remove = __devexit_p(iwl_pci_remove),
  2793. #ifdef CONFIG_PM
  2794. .suspend = iwl_pci_suspend,
  2795. .resume = iwl_pci_resume,
  2796. #endif
  2797. };
  2798. static int __init iwl_init(void)
  2799. {
  2800. int ret;
  2801. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  2802. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  2803. ret = iwlagn_rate_control_register();
  2804. if (ret) {
  2805. printk(KERN_ERR DRV_NAME
  2806. "Unable to register rate control algorithm: %d\n", ret);
  2807. return ret;
  2808. }
  2809. ret = pci_register_driver(&iwl_driver);
  2810. if (ret) {
  2811. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  2812. goto error_register;
  2813. }
  2814. return ret;
  2815. error_register:
  2816. iwlagn_rate_control_unregister();
  2817. return ret;
  2818. }
  2819. static void __exit iwl_exit(void)
  2820. {
  2821. pci_unregister_driver(&iwl_driver);
  2822. iwlagn_rate_control_unregister();
  2823. }
  2824. module_exit(iwl_exit);
  2825. module_init(iwl_init);
  2826. #ifdef CONFIG_IWLWIFI_DEBUG
  2827. module_param_named(debug50, iwl_debug_level, uint, S_IRUGO);
  2828. MODULE_PARM_DESC(debug50, "50XX debug output mask (deprecated)");
  2829. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  2830. MODULE_PARM_DESC(debug, "debug output mask");
  2831. #endif