mx1_camera.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886
  1. /*
  2. * V4L2 Driver for i.MXL/i.MXL camera (CSI) host
  3. *
  4. * Copyright (C) 2008, Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
  5. * Copyright (C) 2009, Darius Augulis <augulis.darius@gmail.com>
  6. *
  7. * Based on PXA SoC camera driver
  8. * Copyright (C) 2006, Sascha Hauer, Pengutronix
  9. * Copyright (C) 2008, Guennadi Liakhovetski <kernel@pengutronix.de>
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #include <linux/clk.h>
  16. #include <linux/delay.h>
  17. #include <linux/device.h>
  18. #include <linux/dma-mapping.h>
  19. #include <linux/errno.h>
  20. #include <linux/fs.h>
  21. #include <linux/init.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/io.h>
  24. #include <linux/kernel.h>
  25. #include <linux/mm.h>
  26. #include <linux/module.h>
  27. #include <linux/moduleparam.h>
  28. #include <linux/mutex.h>
  29. #include <linux/platform_device.h>
  30. #include <linux/sched.h>
  31. #include <linux/slab.h>
  32. #include <linux/time.h>
  33. #include <linux/version.h>
  34. #include <linux/videodev2.h>
  35. #include <media/soc_camera.h>
  36. #include <media/v4l2-common.h>
  37. #include <media/v4l2-dev.h>
  38. #include <media/videobuf-dma-contig.h>
  39. #include <media/soc_mediabus.h>
  40. #include <asm/dma.h>
  41. #include <asm/fiq.h>
  42. #include <mach/dma-mx1-mx2.h>
  43. #include <mach/hardware.h>
  44. #include <mach/mx1_camera.h>
  45. /*
  46. * CSI registers
  47. */
  48. #define CSICR1 0x00 /* CSI Control Register 1 */
  49. #define CSISR 0x08 /* CSI Status Register */
  50. #define CSIRXR 0x10 /* CSI RxFIFO Register */
  51. #define CSICR1_RXFF_LEVEL(x) (((x) & 0x3) << 19)
  52. #define CSICR1_SOF_POL (1 << 17)
  53. #define CSICR1_SOF_INTEN (1 << 16)
  54. #define CSICR1_MCLKDIV(x) (((x) & 0xf) << 12)
  55. #define CSICR1_MCLKEN (1 << 9)
  56. #define CSICR1_FCC (1 << 8)
  57. #define CSICR1_BIG_ENDIAN (1 << 7)
  58. #define CSICR1_CLR_RXFIFO (1 << 5)
  59. #define CSICR1_GCLK_MODE (1 << 4)
  60. #define CSICR1_DATA_POL (1 << 2)
  61. #define CSICR1_REDGE (1 << 1)
  62. #define CSICR1_EN (1 << 0)
  63. #define CSISR_SFF_OR_INT (1 << 25)
  64. #define CSISR_RFF_OR_INT (1 << 24)
  65. #define CSISR_STATFF_INT (1 << 21)
  66. #define CSISR_RXFF_INT (1 << 18)
  67. #define CSISR_SOF_INT (1 << 16)
  68. #define CSISR_DRDY (1 << 0)
  69. #define VERSION_CODE KERNEL_VERSION(0, 0, 1)
  70. #define DRIVER_NAME "mx1-camera"
  71. #define CSI_IRQ_MASK (CSISR_SFF_OR_INT | CSISR_RFF_OR_INT | \
  72. CSISR_STATFF_INT | CSISR_RXFF_INT | CSISR_SOF_INT)
  73. #define CSI_BUS_FLAGS (SOCAM_MASTER | SOCAM_HSYNC_ACTIVE_HIGH | \
  74. SOCAM_VSYNC_ACTIVE_HIGH | SOCAM_VSYNC_ACTIVE_LOW | \
  75. SOCAM_PCLK_SAMPLE_RISING | SOCAM_PCLK_SAMPLE_FALLING | \
  76. SOCAM_DATA_ACTIVE_HIGH | SOCAM_DATA_ACTIVE_LOW | \
  77. SOCAM_DATAWIDTH_8)
  78. #define MAX_VIDEO_MEM 16 /* Video memory limit in megabytes */
  79. /*
  80. * Structures
  81. */
  82. /* buffer for one video frame */
  83. struct mx1_buffer {
  84. /* common v4l buffer stuff -- must be first */
  85. struct videobuf_buffer vb;
  86. enum v4l2_mbus_pixelcode code;
  87. int inwork;
  88. };
  89. /*
  90. * i.MX1/i.MXL is only supposed to handle one camera on its Camera Sensor
  91. * Interface. If anyone ever builds hardware to enable more than
  92. * one camera, they will have to modify this driver too
  93. */
  94. struct mx1_camera_dev {
  95. struct soc_camera_host soc_host;
  96. struct soc_camera_device *icd;
  97. struct mx1_camera_pdata *pdata;
  98. struct mx1_buffer *active;
  99. struct resource *res;
  100. struct clk *clk;
  101. struct list_head capture;
  102. void __iomem *base;
  103. int dma_chan;
  104. unsigned int irq;
  105. unsigned long mclk;
  106. spinlock_t lock;
  107. };
  108. /*
  109. * Videobuf operations
  110. */
  111. static int mx1_videobuf_setup(struct videobuf_queue *vq, unsigned int *count,
  112. unsigned int *size)
  113. {
  114. struct soc_camera_device *icd = vq->priv_data;
  115. int bytes_per_line = soc_mbus_bytes_per_line(icd->user_width,
  116. icd->current_fmt->host_fmt);
  117. if (bytes_per_line < 0)
  118. return bytes_per_line;
  119. *size = bytes_per_line * icd->user_height;
  120. if (!*count)
  121. *count = 32;
  122. if (*size * *count > MAX_VIDEO_MEM * 1024 * 1024)
  123. *count = (MAX_VIDEO_MEM * 1024 * 1024) / *size;
  124. dev_dbg(icd->dev.parent, "count=%d, size=%d\n", *count, *size);
  125. return 0;
  126. }
  127. static void free_buffer(struct videobuf_queue *vq, struct mx1_buffer *buf)
  128. {
  129. struct soc_camera_device *icd = vq->priv_data;
  130. struct videobuf_buffer *vb = &buf->vb;
  131. BUG_ON(in_interrupt());
  132. dev_dbg(icd->dev.parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  133. vb, vb->baddr, vb->bsize);
  134. /*
  135. * This waits until this buffer is out of danger, i.e., until it is no
  136. * longer in STATE_QUEUED or STATE_ACTIVE
  137. */
  138. videobuf_waiton(vq, vb, 0, 0);
  139. videobuf_dma_contig_free(vq, vb);
  140. vb->state = VIDEOBUF_NEEDS_INIT;
  141. }
  142. static int mx1_videobuf_prepare(struct videobuf_queue *vq,
  143. struct videobuf_buffer *vb, enum v4l2_field field)
  144. {
  145. struct soc_camera_device *icd = vq->priv_data;
  146. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  147. int ret;
  148. int bytes_per_line = soc_mbus_bytes_per_line(icd->user_width,
  149. icd->current_fmt->host_fmt);
  150. if (bytes_per_line < 0)
  151. return bytes_per_line;
  152. dev_dbg(icd->dev.parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  153. vb, vb->baddr, vb->bsize);
  154. /* Added list head initialization on alloc */
  155. WARN_ON(!list_empty(&vb->queue));
  156. BUG_ON(NULL == icd->current_fmt);
  157. /*
  158. * I think, in buf_prepare you only have to protect global data,
  159. * the actual buffer is yours
  160. */
  161. buf->inwork = 1;
  162. if (buf->code != icd->current_fmt->code ||
  163. vb->width != icd->user_width ||
  164. vb->height != icd->user_height ||
  165. vb->field != field) {
  166. buf->code = icd->current_fmt->code;
  167. vb->width = icd->user_width;
  168. vb->height = icd->user_height;
  169. vb->field = field;
  170. vb->state = VIDEOBUF_NEEDS_INIT;
  171. }
  172. vb->size = bytes_per_line * vb->height;
  173. if (0 != vb->baddr && vb->bsize < vb->size) {
  174. ret = -EINVAL;
  175. goto out;
  176. }
  177. if (vb->state == VIDEOBUF_NEEDS_INIT) {
  178. ret = videobuf_iolock(vq, vb, NULL);
  179. if (ret)
  180. goto fail;
  181. vb->state = VIDEOBUF_PREPARED;
  182. }
  183. buf->inwork = 0;
  184. return 0;
  185. fail:
  186. free_buffer(vq, buf);
  187. out:
  188. buf->inwork = 0;
  189. return ret;
  190. }
  191. static int mx1_camera_setup_dma(struct mx1_camera_dev *pcdev)
  192. {
  193. struct videobuf_buffer *vbuf = &pcdev->active->vb;
  194. struct device *dev = pcdev->icd->dev.parent;
  195. int ret;
  196. if (unlikely(!pcdev->active)) {
  197. dev_err(dev, "DMA End IRQ with no active buffer\n");
  198. return -EFAULT;
  199. }
  200. /* setup sg list for future DMA */
  201. ret = imx_dma_setup_single(pcdev->dma_chan,
  202. videobuf_to_dma_contig(vbuf),
  203. vbuf->size, pcdev->res->start +
  204. CSIRXR, DMA_MODE_READ);
  205. if (unlikely(ret))
  206. dev_err(dev, "Failed to setup DMA sg list\n");
  207. return ret;
  208. }
  209. /* Called under spinlock_irqsave(&pcdev->lock, ...) */
  210. static void mx1_videobuf_queue(struct videobuf_queue *vq,
  211. struct videobuf_buffer *vb)
  212. {
  213. struct soc_camera_device *icd = vq->priv_data;
  214. struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
  215. struct mx1_camera_dev *pcdev = ici->priv;
  216. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  217. dev_dbg(icd->dev.parent, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  218. vb, vb->baddr, vb->bsize);
  219. list_add_tail(&vb->queue, &pcdev->capture);
  220. vb->state = VIDEOBUF_ACTIVE;
  221. if (!pcdev->active) {
  222. pcdev->active = buf;
  223. /* setup sg list for future DMA */
  224. if (!mx1_camera_setup_dma(pcdev)) {
  225. unsigned int temp;
  226. /* enable SOF irq */
  227. temp = __raw_readl(pcdev->base + CSICR1) |
  228. CSICR1_SOF_INTEN;
  229. __raw_writel(temp, pcdev->base + CSICR1);
  230. }
  231. }
  232. }
  233. static void mx1_videobuf_release(struct videobuf_queue *vq,
  234. struct videobuf_buffer *vb)
  235. {
  236. struct mx1_buffer *buf = container_of(vb, struct mx1_buffer, vb);
  237. #ifdef DEBUG
  238. struct soc_camera_device *icd = vq->priv_data;
  239. struct device *dev = icd->dev.parent;
  240. dev_dbg(dev, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  241. vb, vb->baddr, vb->bsize);
  242. switch (vb->state) {
  243. case VIDEOBUF_ACTIVE:
  244. dev_dbg(dev, "%s (active)\n", __func__);
  245. break;
  246. case VIDEOBUF_QUEUED:
  247. dev_dbg(dev, "%s (queued)\n", __func__);
  248. break;
  249. case VIDEOBUF_PREPARED:
  250. dev_dbg(dev, "%s (prepared)\n", __func__);
  251. break;
  252. default:
  253. dev_dbg(dev, "%s (unknown)\n", __func__);
  254. break;
  255. }
  256. #endif
  257. free_buffer(vq, buf);
  258. }
  259. static void mx1_camera_wakeup(struct mx1_camera_dev *pcdev,
  260. struct videobuf_buffer *vb,
  261. struct mx1_buffer *buf)
  262. {
  263. /* _init is used to debug races, see comment in mx1_camera_reqbufs() */
  264. list_del_init(&vb->queue);
  265. vb->state = VIDEOBUF_DONE;
  266. do_gettimeofday(&vb->ts);
  267. vb->field_count++;
  268. wake_up(&vb->done);
  269. if (list_empty(&pcdev->capture)) {
  270. pcdev->active = NULL;
  271. return;
  272. }
  273. pcdev->active = list_entry(pcdev->capture.next,
  274. struct mx1_buffer, vb.queue);
  275. /* setup sg list for future DMA */
  276. if (likely(!mx1_camera_setup_dma(pcdev))) {
  277. unsigned int temp;
  278. /* enable SOF irq */
  279. temp = __raw_readl(pcdev->base + CSICR1) | CSICR1_SOF_INTEN;
  280. __raw_writel(temp, pcdev->base + CSICR1);
  281. }
  282. }
  283. static void mx1_camera_dma_irq(int channel, void *data)
  284. {
  285. struct mx1_camera_dev *pcdev = data;
  286. struct device *dev = pcdev->icd->dev.parent;
  287. struct mx1_buffer *buf;
  288. struct videobuf_buffer *vb;
  289. unsigned long flags;
  290. spin_lock_irqsave(&pcdev->lock, flags);
  291. imx_dma_disable(channel);
  292. if (unlikely(!pcdev->active)) {
  293. dev_err(dev, "DMA End IRQ with no active buffer\n");
  294. goto out;
  295. }
  296. vb = &pcdev->active->vb;
  297. buf = container_of(vb, struct mx1_buffer, vb);
  298. WARN_ON(buf->inwork || list_empty(&vb->queue));
  299. dev_dbg(dev, "%s (vb=0x%p) 0x%08lx %d\n", __func__,
  300. vb, vb->baddr, vb->bsize);
  301. mx1_camera_wakeup(pcdev, vb, buf);
  302. out:
  303. spin_unlock_irqrestore(&pcdev->lock, flags);
  304. }
  305. static struct videobuf_queue_ops mx1_videobuf_ops = {
  306. .buf_setup = mx1_videobuf_setup,
  307. .buf_prepare = mx1_videobuf_prepare,
  308. .buf_queue = mx1_videobuf_queue,
  309. .buf_release = mx1_videobuf_release,
  310. };
  311. static void mx1_camera_init_videobuf(struct videobuf_queue *q,
  312. struct soc_camera_device *icd)
  313. {
  314. struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
  315. struct mx1_camera_dev *pcdev = ici->priv;
  316. videobuf_queue_dma_contig_init(q, &mx1_videobuf_ops, icd->dev.parent,
  317. &pcdev->lock, V4L2_BUF_TYPE_VIDEO_CAPTURE,
  318. V4L2_FIELD_NONE,
  319. sizeof(struct mx1_buffer), icd, &icd->video_lock);
  320. }
  321. static int mclk_get_divisor(struct mx1_camera_dev *pcdev)
  322. {
  323. unsigned int mclk = pcdev->mclk;
  324. unsigned long div;
  325. unsigned long lcdclk;
  326. lcdclk = clk_get_rate(pcdev->clk);
  327. /*
  328. * We verify platform_mclk_10khz != 0, so if anyone breaks it, here
  329. * they get a nice Oops
  330. */
  331. div = (lcdclk + 2 * mclk - 1) / (2 * mclk) - 1;
  332. dev_dbg(pcdev->icd->dev.parent,
  333. "System clock %lukHz, target freq %dkHz, divisor %lu\n",
  334. lcdclk / 1000, mclk / 1000, div);
  335. return div;
  336. }
  337. static void mx1_camera_activate(struct mx1_camera_dev *pcdev)
  338. {
  339. unsigned int csicr1 = CSICR1_EN;
  340. dev_dbg(pcdev->icd->dev.parent, "Activate device\n");
  341. clk_enable(pcdev->clk);
  342. /* enable CSI before doing anything else */
  343. __raw_writel(csicr1, pcdev->base + CSICR1);
  344. csicr1 |= CSICR1_MCLKEN | CSICR1_FCC | CSICR1_GCLK_MODE;
  345. csicr1 |= CSICR1_MCLKDIV(mclk_get_divisor(pcdev));
  346. csicr1 |= CSICR1_RXFF_LEVEL(2); /* 16 words */
  347. __raw_writel(csicr1, pcdev->base + CSICR1);
  348. }
  349. static void mx1_camera_deactivate(struct mx1_camera_dev *pcdev)
  350. {
  351. dev_dbg(pcdev->icd->dev.parent, "Deactivate device\n");
  352. /* Disable all CSI interface */
  353. __raw_writel(0x00, pcdev->base + CSICR1);
  354. clk_disable(pcdev->clk);
  355. }
  356. /*
  357. * The following two functions absolutely depend on the fact, that
  358. * there can be only one camera on i.MX1/i.MXL camera sensor interface
  359. */
  360. static int mx1_camera_add_device(struct soc_camera_device *icd)
  361. {
  362. struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
  363. struct mx1_camera_dev *pcdev = ici->priv;
  364. if (pcdev->icd)
  365. return -EBUSY;
  366. dev_info(icd->dev.parent, "MX1 Camera driver attached to camera %d\n",
  367. icd->devnum);
  368. mx1_camera_activate(pcdev);
  369. pcdev->icd = icd;
  370. return 0;
  371. }
  372. static void mx1_camera_remove_device(struct soc_camera_device *icd)
  373. {
  374. struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
  375. struct mx1_camera_dev *pcdev = ici->priv;
  376. unsigned int csicr1;
  377. BUG_ON(icd != pcdev->icd);
  378. /* disable interrupts */
  379. csicr1 = __raw_readl(pcdev->base + CSICR1) & ~CSI_IRQ_MASK;
  380. __raw_writel(csicr1, pcdev->base + CSICR1);
  381. /* Stop DMA engine */
  382. imx_dma_disable(pcdev->dma_chan);
  383. dev_info(icd->dev.parent, "MX1 Camera driver detached from camera %d\n",
  384. icd->devnum);
  385. mx1_camera_deactivate(pcdev);
  386. pcdev->icd = NULL;
  387. }
  388. static int mx1_camera_set_crop(struct soc_camera_device *icd,
  389. struct v4l2_crop *a)
  390. {
  391. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  392. return v4l2_subdev_call(sd, video, s_crop, a);
  393. }
  394. static int mx1_camera_set_bus_param(struct soc_camera_device *icd, __u32 pixfmt)
  395. {
  396. struct soc_camera_host *ici = to_soc_camera_host(icd->dev.parent);
  397. struct mx1_camera_dev *pcdev = ici->priv;
  398. unsigned long camera_flags, common_flags;
  399. unsigned int csicr1;
  400. int ret;
  401. camera_flags = icd->ops->query_bus_param(icd);
  402. /* MX1 supports only 8bit buswidth */
  403. common_flags = soc_camera_bus_param_compatible(camera_flags,
  404. CSI_BUS_FLAGS);
  405. if (!common_flags)
  406. return -EINVAL;
  407. /* Make choises, based on platform choice */
  408. if ((common_flags & SOCAM_VSYNC_ACTIVE_HIGH) &&
  409. (common_flags & SOCAM_VSYNC_ACTIVE_LOW)) {
  410. if (!pcdev->pdata ||
  411. pcdev->pdata->flags & MX1_CAMERA_VSYNC_HIGH)
  412. common_flags &= ~SOCAM_VSYNC_ACTIVE_LOW;
  413. else
  414. common_flags &= ~SOCAM_VSYNC_ACTIVE_HIGH;
  415. }
  416. if ((common_flags & SOCAM_PCLK_SAMPLE_RISING) &&
  417. (common_flags & SOCAM_PCLK_SAMPLE_FALLING)) {
  418. if (!pcdev->pdata ||
  419. pcdev->pdata->flags & MX1_CAMERA_PCLK_RISING)
  420. common_flags &= ~SOCAM_PCLK_SAMPLE_FALLING;
  421. else
  422. common_flags &= ~SOCAM_PCLK_SAMPLE_RISING;
  423. }
  424. if ((common_flags & SOCAM_DATA_ACTIVE_HIGH) &&
  425. (common_flags & SOCAM_DATA_ACTIVE_LOW)) {
  426. if (!pcdev->pdata ||
  427. pcdev->pdata->flags & MX1_CAMERA_DATA_HIGH)
  428. common_flags &= ~SOCAM_DATA_ACTIVE_LOW;
  429. else
  430. common_flags &= ~SOCAM_DATA_ACTIVE_HIGH;
  431. }
  432. ret = icd->ops->set_bus_param(icd, common_flags);
  433. if (ret < 0)
  434. return ret;
  435. csicr1 = __raw_readl(pcdev->base + CSICR1);
  436. if (common_flags & SOCAM_PCLK_SAMPLE_RISING)
  437. csicr1 |= CSICR1_REDGE;
  438. if (common_flags & SOCAM_VSYNC_ACTIVE_HIGH)
  439. csicr1 |= CSICR1_SOF_POL;
  440. if (common_flags & SOCAM_DATA_ACTIVE_LOW)
  441. csicr1 |= CSICR1_DATA_POL;
  442. __raw_writel(csicr1, pcdev->base + CSICR1);
  443. return 0;
  444. }
  445. static int mx1_camera_set_fmt(struct soc_camera_device *icd,
  446. struct v4l2_format *f)
  447. {
  448. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  449. const struct soc_camera_format_xlate *xlate;
  450. struct v4l2_pix_format *pix = &f->fmt.pix;
  451. struct v4l2_mbus_framefmt mf;
  452. int ret, buswidth;
  453. xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
  454. if (!xlate) {
  455. dev_warn(icd->dev.parent, "Format %x not found\n",
  456. pix->pixelformat);
  457. return -EINVAL;
  458. }
  459. buswidth = xlate->host_fmt->bits_per_sample;
  460. if (buswidth > 8) {
  461. dev_warn(icd->dev.parent,
  462. "bits-per-sample %d for format %x unsupported\n",
  463. buswidth, pix->pixelformat);
  464. return -EINVAL;
  465. }
  466. mf.width = pix->width;
  467. mf.height = pix->height;
  468. mf.field = pix->field;
  469. mf.colorspace = pix->colorspace;
  470. mf.code = xlate->code;
  471. ret = v4l2_subdev_call(sd, video, s_mbus_fmt, &mf);
  472. if (ret < 0)
  473. return ret;
  474. if (mf.code != xlate->code)
  475. return -EINVAL;
  476. pix->width = mf.width;
  477. pix->height = mf.height;
  478. pix->field = mf.field;
  479. pix->colorspace = mf.colorspace;
  480. icd->current_fmt = xlate;
  481. return ret;
  482. }
  483. static int mx1_camera_try_fmt(struct soc_camera_device *icd,
  484. struct v4l2_format *f)
  485. {
  486. struct v4l2_subdev *sd = soc_camera_to_subdev(icd);
  487. const struct soc_camera_format_xlate *xlate;
  488. struct v4l2_pix_format *pix = &f->fmt.pix;
  489. struct v4l2_mbus_framefmt mf;
  490. int ret;
  491. /* TODO: limit to mx1 hardware capabilities */
  492. xlate = soc_camera_xlate_by_fourcc(icd, pix->pixelformat);
  493. if (!xlate) {
  494. dev_warn(icd->dev.parent, "Format %x not found\n",
  495. pix->pixelformat);
  496. return -EINVAL;
  497. }
  498. mf.width = pix->width;
  499. mf.height = pix->height;
  500. mf.field = pix->field;
  501. mf.colorspace = pix->colorspace;
  502. mf.code = xlate->code;
  503. /* limit to sensor capabilities */
  504. ret = v4l2_subdev_call(sd, video, try_mbus_fmt, &mf);
  505. if (ret < 0)
  506. return ret;
  507. pix->width = mf.width;
  508. pix->height = mf.height;
  509. pix->field = mf.field;
  510. pix->colorspace = mf.colorspace;
  511. return 0;
  512. }
  513. static int mx1_camera_reqbufs(struct soc_camera_device *icd,
  514. struct v4l2_requestbuffers *p)
  515. {
  516. int i;
  517. /*
  518. * This is for locking debugging only. I removed spinlocks and now I
  519. * check whether .prepare is ever called on a linked buffer, or whether
  520. * a dma IRQ can occur for an in-work or unlinked buffer. Until now
  521. * it hadn't triggered
  522. */
  523. for (i = 0; i < p->count; i++) {
  524. struct mx1_buffer *buf = container_of(icd->vb_vidq.bufs[i],
  525. struct mx1_buffer, vb);
  526. buf->inwork = 0;
  527. INIT_LIST_HEAD(&buf->vb.queue);
  528. }
  529. return 0;
  530. }
  531. static unsigned int mx1_camera_poll(struct file *file, poll_table *pt)
  532. {
  533. struct soc_camera_device *icd = file->private_data;
  534. struct mx1_buffer *buf;
  535. buf = list_entry(icd->vb_vidq.stream.next, struct mx1_buffer,
  536. vb.stream);
  537. poll_wait(file, &buf->vb.done, pt);
  538. if (buf->vb.state == VIDEOBUF_DONE ||
  539. buf->vb.state == VIDEOBUF_ERROR)
  540. return POLLIN | POLLRDNORM;
  541. return 0;
  542. }
  543. static int mx1_camera_querycap(struct soc_camera_host *ici,
  544. struct v4l2_capability *cap)
  545. {
  546. /* cap->name is set by the friendly caller:-> */
  547. strlcpy(cap->card, "i.MX1/i.MXL Camera", sizeof(cap->card));
  548. cap->version = VERSION_CODE;
  549. cap->capabilities = V4L2_CAP_VIDEO_CAPTURE | V4L2_CAP_STREAMING;
  550. return 0;
  551. }
  552. static struct soc_camera_host_ops mx1_soc_camera_host_ops = {
  553. .owner = THIS_MODULE,
  554. .add = mx1_camera_add_device,
  555. .remove = mx1_camera_remove_device,
  556. .set_bus_param = mx1_camera_set_bus_param,
  557. .set_crop = mx1_camera_set_crop,
  558. .set_fmt = mx1_camera_set_fmt,
  559. .try_fmt = mx1_camera_try_fmt,
  560. .init_videobuf = mx1_camera_init_videobuf,
  561. .reqbufs = mx1_camera_reqbufs,
  562. .poll = mx1_camera_poll,
  563. .querycap = mx1_camera_querycap,
  564. };
  565. static struct fiq_handler fh = {
  566. .name = "csi_sof"
  567. };
  568. static int __init mx1_camera_probe(struct platform_device *pdev)
  569. {
  570. struct mx1_camera_dev *pcdev;
  571. struct resource *res;
  572. struct pt_regs regs;
  573. struct clk *clk;
  574. void __iomem *base;
  575. unsigned int irq;
  576. int err = 0;
  577. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  578. irq = platform_get_irq(pdev, 0);
  579. if (!res || (int)irq <= 0) {
  580. err = -ENODEV;
  581. goto exit;
  582. }
  583. clk = clk_get(&pdev->dev, "csi_clk");
  584. if (IS_ERR(clk)) {
  585. err = PTR_ERR(clk);
  586. goto exit;
  587. }
  588. pcdev = kzalloc(sizeof(*pcdev), GFP_KERNEL);
  589. if (!pcdev) {
  590. dev_err(&pdev->dev, "Could not allocate pcdev\n");
  591. err = -ENOMEM;
  592. goto exit_put_clk;
  593. }
  594. pcdev->res = res;
  595. pcdev->clk = clk;
  596. pcdev->pdata = pdev->dev.platform_data;
  597. if (pcdev->pdata)
  598. pcdev->mclk = pcdev->pdata->mclk_10khz * 10000;
  599. if (!pcdev->mclk) {
  600. dev_warn(&pdev->dev,
  601. "mclk_10khz == 0! Please, fix your platform data. "
  602. "Using default 20MHz\n");
  603. pcdev->mclk = 20000000;
  604. }
  605. INIT_LIST_HEAD(&pcdev->capture);
  606. spin_lock_init(&pcdev->lock);
  607. /*
  608. * Request the regions.
  609. */
  610. if (!request_mem_region(res->start, resource_size(res), DRIVER_NAME)) {
  611. err = -EBUSY;
  612. goto exit_kfree;
  613. }
  614. base = ioremap(res->start, resource_size(res));
  615. if (!base) {
  616. err = -ENOMEM;
  617. goto exit_release;
  618. }
  619. pcdev->irq = irq;
  620. pcdev->base = base;
  621. /* request dma */
  622. pcdev->dma_chan = imx_dma_request_by_prio(DRIVER_NAME, DMA_PRIO_HIGH);
  623. if (pcdev->dma_chan < 0) {
  624. dev_err(&pdev->dev, "Can't request DMA for MX1 CSI\n");
  625. err = -EBUSY;
  626. goto exit_iounmap;
  627. }
  628. dev_dbg(&pdev->dev, "got DMA channel %d\n", pcdev->dma_chan);
  629. imx_dma_setup_handlers(pcdev->dma_chan, mx1_camera_dma_irq, NULL,
  630. pcdev);
  631. imx_dma_config_channel(pcdev->dma_chan, IMX_DMA_TYPE_FIFO,
  632. IMX_DMA_MEMSIZE_32, MX1_DMA_REQ_CSI_R, 0);
  633. /* burst length : 16 words = 64 bytes */
  634. imx_dma_config_burstlen(pcdev->dma_chan, 0);
  635. /* request irq */
  636. err = claim_fiq(&fh);
  637. if (err) {
  638. dev_err(&pdev->dev, "Camera interrupt register failed \n");
  639. goto exit_free_dma;
  640. }
  641. set_fiq_handler(&mx1_camera_sof_fiq_start, &mx1_camera_sof_fiq_end -
  642. &mx1_camera_sof_fiq_start);
  643. regs.ARM_r8 = (long)MX1_DMA_DIMR;
  644. regs.ARM_r9 = (long)MX1_DMA_CCR(pcdev->dma_chan);
  645. regs.ARM_r10 = (long)pcdev->base + CSICR1;
  646. regs.ARM_fp = (long)pcdev->base + CSISR;
  647. regs.ARM_sp = 1 << pcdev->dma_chan;
  648. set_fiq_regs(&regs);
  649. mxc_set_irq_fiq(irq, 1);
  650. enable_fiq(irq);
  651. pcdev->soc_host.drv_name = DRIVER_NAME;
  652. pcdev->soc_host.ops = &mx1_soc_camera_host_ops;
  653. pcdev->soc_host.priv = pcdev;
  654. pcdev->soc_host.v4l2_dev.dev = &pdev->dev;
  655. pcdev->soc_host.nr = pdev->id;
  656. err = soc_camera_host_register(&pcdev->soc_host);
  657. if (err)
  658. goto exit_free_irq;
  659. dev_info(&pdev->dev, "MX1 Camera driver loaded\n");
  660. return 0;
  661. exit_free_irq:
  662. disable_fiq(irq);
  663. mxc_set_irq_fiq(irq, 0);
  664. release_fiq(&fh);
  665. exit_free_dma:
  666. imx_dma_free(pcdev->dma_chan);
  667. exit_iounmap:
  668. iounmap(base);
  669. exit_release:
  670. release_mem_region(res->start, resource_size(res));
  671. exit_kfree:
  672. kfree(pcdev);
  673. exit_put_clk:
  674. clk_put(clk);
  675. exit:
  676. return err;
  677. }
  678. static int __exit mx1_camera_remove(struct platform_device *pdev)
  679. {
  680. struct soc_camera_host *soc_host = to_soc_camera_host(&pdev->dev);
  681. struct mx1_camera_dev *pcdev = container_of(soc_host,
  682. struct mx1_camera_dev, soc_host);
  683. struct resource *res;
  684. imx_dma_free(pcdev->dma_chan);
  685. disable_fiq(pcdev->irq);
  686. mxc_set_irq_fiq(pcdev->irq, 0);
  687. release_fiq(&fh);
  688. clk_put(pcdev->clk);
  689. soc_camera_host_unregister(soc_host);
  690. iounmap(pcdev->base);
  691. res = pcdev->res;
  692. release_mem_region(res->start, resource_size(res));
  693. kfree(pcdev);
  694. dev_info(&pdev->dev, "MX1 Camera driver unloaded\n");
  695. return 0;
  696. }
  697. static struct platform_driver mx1_camera_driver = {
  698. .driver = {
  699. .name = DRIVER_NAME,
  700. },
  701. .remove = __exit_p(mx1_camera_remove),
  702. };
  703. static int __init mx1_camera_init(void)
  704. {
  705. return platform_driver_probe(&mx1_camera_driver, mx1_camera_probe);
  706. }
  707. static void __exit mx1_camera_exit(void)
  708. {
  709. return platform_driver_unregister(&mx1_camera_driver);
  710. }
  711. module_init(mx1_camera_init);
  712. module_exit(mx1_camera_exit);
  713. MODULE_DESCRIPTION("i.MX1/i.MXL SoC Camera Host driver");
  714. MODULE_AUTHOR("Paulius Zaleckas <paulius.zaleckas@teltonika.lt>");
  715. MODULE_LICENSE("GPL v2");
  716. MODULE_ALIAS("platform:" DRIVER_NAME);