main.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * This file is part of wl18xx
  3. *
  4. * Copyright (C) 2011 Texas Instruments
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/platform_device.h>
  23. #include "../wlcore/wlcore.h"
  24. #include "../wlcore/debug.h"
  25. #include "reg.h"
  26. static struct wlcore_ops wl18xx_ops = {
  27. };
  28. static const struct wlcore_partition_set wl18xx_ptable[PART_TABLE_LEN] = {
  29. [PART_TOP_PRCM_ELP_SOC] = {
  30. .mem = { .start = 0x00A02000, .size = 0x00010000 },
  31. .reg = { .start = 0x00807000, .size = 0x00005000 },
  32. .mem2 = { .start = 0x00800000, .size = 0x0000B000 },
  33. .mem3 = { .start = 0x00000000, .size = 0x00000000 },
  34. },
  35. [PART_DOWN] = {
  36. .mem = { .start = 0x00000000, .size = 0x00014000 },
  37. .reg = { .start = 0x00810000, .size = 0x0000BFFF },
  38. .mem2 = { .start = 0x00000000, .size = 0x00000000 },
  39. .mem3 = { .start = 0x00000000, .size = 0x00000000 },
  40. },
  41. [PART_BOOT] = {
  42. .mem = { .start = 0x00700000, .size = 0x0000030c },
  43. .reg = { .start = 0x00802000, .size = 0x00014578 },
  44. .mem2 = { .start = 0x00B00404, .size = 0x00001000 },
  45. .mem3 = { .start = 0x00C00000, .size = 0x00000400 },
  46. },
  47. [PART_WORK] = {
  48. .mem = { .start = 0x00800000, .size = 0x000050FC },
  49. .reg = { .start = 0x00B00404, .size = 0x00001000 },
  50. .mem2 = { .start = 0x00C00000, .size = 0x00000400 },
  51. .mem3 = { .start = 0x00000000, .size = 0x00000000 },
  52. },
  53. [PART_PHY_INIT] = {
  54. /* TODO: use the phy_conf struct size here */
  55. .mem = { .start = 0x80926000, .size = 252 },
  56. .reg = { .start = 0x00000000, .size = 0x00000000 },
  57. .mem2 = { .start = 0x00000000, .size = 0x00000000 },
  58. .mem3 = { .start = 0x00000000, .size = 0x00000000 },
  59. },
  60. };
  61. static const int wl18xx_rtable[REG_TABLE_LEN] = {
  62. [REG_ECPU_CONTROL] = WL18XX_REG_ECPU_CONTROL,
  63. [REG_INTERRUPT_NO_CLEAR] = WL18XX_REG_INTERRUPT_NO_CLEAR,
  64. [REG_INTERRUPT_ACK] = WL18XX_REG_INTERRUPT_ACK,
  65. [REG_COMMAND_MAILBOX_PTR] = WL18XX_REG_COMMAND_MAILBOX_PTR,
  66. [REG_EVENT_MAILBOX_PTR] = WL18XX_REG_EVENT_MAILBOX_PTR,
  67. [REG_INTERRUPT_TRIG] = WL18XX_REG_INTERRUPT_TRIG_H,
  68. [REG_INTERRUPT_MASK] = WL18XX_REG_INTERRUPT_MASK,
  69. [REG_PC_ON_RECOVERY] = 0, /* TODO: where is the PC? */
  70. [REG_CHIP_ID_B] = WL18XX_REG_CHIP_ID_B,
  71. [REG_CMD_MBOX_ADDRESS] = WL18XX_CMD_MBOX_ADDRESS,
  72. /* data access memory addresses, used with partition translation */
  73. [REG_SLV_MEM_DATA] = WL18XX_SLV_MEM_DATA,
  74. [REG_SLV_REG_DATA] = WL18XX_SLV_REG_DATA,
  75. /* raw data access memory addresses */
  76. [REG_RAW_FW_STATUS_ADDR] = WL18XX_FW_STATUS_ADDR,
  77. };
  78. int __devinit wl18xx_probe(struct platform_device *pdev)
  79. {
  80. struct wl1271 *wl;
  81. struct ieee80211_hw *hw;
  82. hw = wlcore_alloc_hw(0);
  83. if (IS_ERR(hw)) {
  84. wl1271_error("can't allocate hw");
  85. return PTR_ERR(hw);
  86. }
  87. wl = hw->priv;
  88. wl->ops = &wl18xx_ops;
  89. wl->ptable = wl18xx_ptable;
  90. wl->rtable = wl18xx_rtable;
  91. return wlcore_probe(wl, pdev);
  92. }
  93. static const struct platform_device_id wl18xx_id_table[] __devinitconst = {
  94. { "wl18xx", 0 },
  95. { } /* Terminating Entry */
  96. };
  97. MODULE_DEVICE_TABLE(platform, wl18xx_id_table);
  98. static struct platform_driver wl18xx_driver = {
  99. .probe = wl18xx_probe,
  100. .remove = __devexit_p(wlcore_remove),
  101. .id_table = wl18xx_id_table,
  102. .driver = {
  103. .name = "wl18xx_driver",
  104. .owner = THIS_MODULE,
  105. }
  106. };
  107. static int __init wl18xx_init(void)
  108. {
  109. return platform_driver_register(&wl18xx_driver);
  110. }
  111. module_init(wl18xx_init);
  112. static void __exit wl18xx_exit(void)
  113. {
  114. platform_driver_unregister(&wl18xx_driver);
  115. }
  116. module_exit(wl18xx_exit);
  117. MODULE_LICENSE("GPL v2");
  118. MODULE_AUTHOR("Luciano Coelho <coelho@ti.com>");