rtc-sh.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864
  1. /*
  2. * SuperH On-Chip RTC Support
  3. *
  4. * Copyright (C) 2006 - 2009 Paul Mundt
  5. * Copyright (C) 2006 Jamie Lenehan
  6. * Copyright (C) 2008 Angelo Castello
  7. *
  8. * Based on the old arch/sh/kernel/cpu/rtc.c by:
  9. *
  10. * Copyright (C) 2000 Philipp Rumpf <prumpf@tux.org>
  11. * Copyright (C) 1999 Tetsuya Okada & Niibe Yutaka
  12. *
  13. * This file is subject to the terms and conditions of the GNU General Public
  14. * License. See the file "COPYING" in the main directory of this archive
  15. * for more details.
  16. */
  17. #include <linux/module.h>
  18. #include <linux/kernel.h>
  19. #include <linux/bcd.h>
  20. #include <linux/rtc.h>
  21. #include <linux/init.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/seq_file.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/spinlock.h>
  26. #include <linux/io.h>
  27. #include <linux/log2.h>
  28. #include <linux/clk.h>
  29. #include <asm/rtc.h>
  30. #define DRV_NAME "sh-rtc"
  31. #define DRV_VERSION "0.2.3"
  32. #define RTC_REG(r) ((r) * rtc_reg_size)
  33. #define R64CNT RTC_REG(0)
  34. #define RSECCNT RTC_REG(1) /* RTC sec */
  35. #define RMINCNT RTC_REG(2) /* RTC min */
  36. #define RHRCNT RTC_REG(3) /* RTC hour */
  37. #define RWKCNT RTC_REG(4) /* RTC week */
  38. #define RDAYCNT RTC_REG(5) /* RTC day */
  39. #define RMONCNT RTC_REG(6) /* RTC month */
  40. #define RYRCNT RTC_REG(7) /* RTC year */
  41. #define RSECAR RTC_REG(8) /* ALARM sec */
  42. #define RMINAR RTC_REG(9) /* ALARM min */
  43. #define RHRAR RTC_REG(10) /* ALARM hour */
  44. #define RWKAR RTC_REG(11) /* ALARM week */
  45. #define RDAYAR RTC_REG(12) /* ALARM day */
  46. #define RMONAR RTC_REG(13) /* ALARM month */
  47. #define RCR1 RTC_REG(14) /* Control */
  48. #define RCR2 RTC_REG(15) /* Control */
  49. /*
  50. * Note on RYRAR and RCR3: Up until this point most of the register
  51. * definitions are consistent across all of the available parts. However,
  52. * the placement of the optional RYRAR and RCR3 (the RYRAR control
  53. * register used to control RYRCNT/RYRAR compare) varies considerably
  54. * across various parts, occasionally being mapped in to a completely
  55. * unrelated address space. For proper RYRAR support a separate resource
  56. * would have to be handed off, but as this is purely optional in
  57. * practice, we simply opt not to support it, thereby keeping the code
  58. * quite a bit more simplified.
  59. */
  60. /* ALARM Bits - or with BCD encoded value */
  61. #define AR_ENB 0x80 /* Enable for alarm cmp */
  62. /* Period Bits */
  63. #define PF_HP 0x100 /* Enable Half Period to support 8,32,128Hz */
  64. #define PF_COUNT 0x200 /* Half periodic counter */
  65. #define PF_OXS 0x400 /* Periodic One x Second */
  66. #define PF_KOU 0x800 /* Kernel or User periodic request 1=kernel */
  67. #define PF_MASK 0xf00
  68. /* RCR1 Bits */
  69. #define RCR1_CF 0x80 /* Carry Flag */
  70. #define RCR1_CIE 0x10 /* Carry Interrupt Enable */
  71. #define RCR1_AIE 0x08 /* Alarm Interrupt Enable */
  72. #define RCR1_AF 0x01 /* Alarm Flag */
  73. /* RCR2 Bits */
  74. #define RCR2_PEF 0x80 /* PEriodic interrupt Flag */
  75. #define RCR2_PESMASK 0x70 /* Periodic interrupt Set */
  76. #define RCR2_RTCEN 0x08 /* ENable RTC */
  77. #define RCR2_ADJ 0x04 /* ADJustment (30-second) */
  78. #define RCR2_RESET 0x02 /* Reset bit */
  79. #define RCR2_START 0x01 /* Start bit */
  80. struct sh_rtc {
  81. void __iomem *regbase;
  82. unsigned long regsize;
  83. struct resource *res;
  84. int alarm_irq;
  85. int periodic_irq;
  86. int carry_irq;
  87. struct clk *clk;
  88. struct rtc_device *rtc_dev;
  89. spinlock_t lock;
  90. unsigned long capabilities; /* See asm/rtc.h for cap bits */
  91. unsigned short periodic_freq;
  92. };
  93. static int __sh_rtc_interrupt(struct sh_rtc *rtc)
  94. {
  95. unsigned int tmp, pending;
  96. tmp = readb(rtc->regbase + RCR1);
  97. pending = tmp & RCR1_CF;
  98. tmp &= ~RCR1_CF;
  99. writeb(tmp, rtc->regbase + RCR1);
  100. /* Users have requested One x Second IRQ */
  101. if (pending && rtc->periodic_freq & PF_OXS)
  102. rtc_update_irq(rtc->rtc_dev, 1, RTC_UF | RTC_IRQF);
  103. return pending;
  104. }
  105. static int __sh_rtc_alarm(struct sh_rtc *rtc)
  106. {
  107. unsigned int tmp, pending;
  108. tmp = readb(rtc->regbase + RCR1);
  109. pending = tmp & RCR1_AF;
  110. tmp &= ~(RCR1_AF | RCR1_AIE);
  111. writeb(tmp, rtc->regbase + RCR1);
  112. if (pending)
  113. rtc_update_irq(rtc->rtc_dev, 1, RTC_AF | RTC_IRQF);
  114. return pending;
  115. }
  116. static int __sh_rtc_periodic(struct sh_rtc *rtc)
  117. {
  118. struct rtc_device *rtc_dev = rtc->rtc_dev;
  119. struct rtc_task *irq_task;
  120. unsigned int tmp, pending;
  121. tmp = readb(rtc->regbase + RCR2);
  122. pending = tmp & RCR2_PEF;
  123. tmp &= ~RCR2_PEF;
  124. writeb(tmp, rtc->regbase + RCR2);
  125. if (!pending)
  126. return 0;
  127. /* Half period enabled than one skipped and the next notified */
  128. if ((rtc->periodic_freq & PF_HP) && (rtc->periodic_freq & PF_COUNT))
  129. rtc->periodic_freq &= ~PF_COUNT;
  130. else {
  131. if (rtc->periodic_freq & PF_HP)
  132. rtc->periodic_freq |= PF_COUNT;
  133. if (rtc->periodic_freq & PF_KOU) {
  134. spin_lock(&rtc_dev->irq_task_lock);
  135. irq_task = rtc_dev->irq_task;
  136. if (irq_task)
  137. irq_task->func(irq_task->private_data);
  138. spin_unlock(&rtc_dev->irq_task_lock);
  139. } else
  140. rtc_update_irq(rtc->rtc_dev, 1, RTC_PF | RTC_IRQF);
  141. }
  142. return pending;
  143. }
  144. static irqreturn_t sh_rtc_interrupt(int irq, void *dev_id)
  145. {
  146. struct sh_rtc *rtc = dev_id;
  147. int ret;
  148. spin_lock(&rtc->lock);
  149. ret = __sh_rtc_interrupt(rtc);
  150. spin_unlock(&rtc->lock);
  151. return IRQ_RETVAL(ret);
  152. }
  153. static irqreturn_t sh_rtc_alarm(int irq, void *dev_id)
  154. {
  155. struct sh_rtc *rtc = dev_id;
  156. int ret;
  157. spin_lock(&rtc->lock);
  158. ret = __sh_rtc_alarm(rtc);
  159. spin_unlock(&rtc->lock);
  160. return IRQ_RETVAL(ret);
  161. }
  162. static irqreturn_t sh_rtc_periodic(int irq, void *dev_id)
  163. {
  164. struct sh_rtc *rtc = dev_id;
  165. int ret;
  166. spin_lock(&rtc->lock);
  167. ret = __sh_rtc_periodic(rtc);
  168. spin_unlock(&rtc->lock);
  169. return IRQ_RETVAL(ret);
  170. }
  171. static irqreturn_t sh_rtc_shared(int irq, void *dev_id)
  172. {
  173. struct sh_rtc *rtc = dev_id;
  174. int ret;
  175. spin_lock(&rtc->lock);
  176. ret = __sh_rtc_interrupt(rtc);
  177. ret |= __sh_rtc_alarm(rtc);
  178. ret |= __sh_rtc_periodic(rtc);
  179. spin_unlock(&rtc->lock);
  180. return IRQ_RETVAL(ret);
  181. }
  182. static int sh_rtc_irq_set_state(struct device *dev, int enable)
  183. {
  184. struct sh_rtc *rtc = dev_get_drvdata(dev);
  185. unsigned int tmp;
  186. spin_lock_irq(&rtc->lock);
  187. tmp = readb(rtc->regbase + RCR2);
  188. if (enable) {
  189. rtc->periodic_freq |= PF_KOU;
  190. tmp &= ~RCR2_PEF; /* Clear PES bit */
  191. tmp |= (rtc->periodic_freq & ~PF_HP); /* Set PES2-0 */
  192. } else {
  193. rtc->periodic_freq &= ~PF_KOU;
  194. tmp &= ~(RCR2_PESMASK | RCR2_PEF);
  195. }
  196. writeb(tmp, rtc->regbase + RCR2);
  197. spin_unlock_irq(&rtc->lock);
  198. return 0;
  199. }
  200. static int sh_rtc_irq_set_freq(struct device *dev, int freq)
  201. {
  202. struct sh_rtc *rtc = dev_get_drvdata(dev);
  203. int tmp, ret = 0;
  204. spin_lock_irq(&rtc->lock);
  205. tmp = rtc->periodic_freq & PF_MASK;
  206. switch (freq) {
  207. case 0:
  208. rtc->periodic_freq = 0x00;
  209. break;
  210. case 1:
  211. rtc->periodic_freq = 0x60;
  212. break;
  213. case 2:
  214. rtc->periodic_freq = 0x50;
  215. break;
  216. case 4:
  217. rtc->periodic_freq = 0x40;
  218. break;
  219. case 8:
  220. rtc->periodic_freq = 0x30 | PF_HP;
  221. break;
  222. case 16:
  223. rtc->periodic_freq = 0x30;
  224. break;
  225. case 32:
  226. rtc->periodic_freq = 0x20 | PF_HP;
  227. break;
  228. case 64:
  229. rtc->periodic_freq = 0x20;
  230. break;
  231. case 128:
  232. rtc->periodic_freq = 0x10 | PF_HP;
  233. break;
  234. case 256:
  235. rtc->periodic_freq = 0x10;
  236. break;
  237. default:
  238. ret = -ENOTSUPP;
  239. }
  240. if (ret == 0) {
  241. rtc->periodic_freq |= tmp;
  242. rtc->rtc_dev->irq_freq = freq;
  243. }
  244. spin_unlock_irq(&rtc->lock);
  245. return ret;
  246. }
  247. static inline void sh_rtc_setaie(struct device *dev, unsigned int enable)
  248. {
  249. struct sh_rtc *rtc = dev_get_drvdata(dev);
  250. unsigned int tmp;
  251. spin_lock_irq(&rtc->lock);
  252. tmp = readb(rtc->regbase + RCR1);
  253. if (enable)
  254. tmp |= RCR1_AIE;
  255. else
  256. tmp &= ~RCR1_AIE;
  257. writeb(tmp, rtc->regbase + RCR1);
  258. spin_unlock_irq(&rtc->lock);
  259. }
  260. static int sh_rtc_proc(struct device *dev, struct seq_file *seq)
  261. {
  262. struct sh_rtc *rtc = dev_get_drvdata(dev);
  263. unsigned int tmp;
  264. tmp = readb(rtc->regbase + RCR1);
  265. seq_printf(seq, "carry_IRQ\t: %s\n", (tmp & RCR1_CIE) ? "yes" : "no");
  266. tmp = readb(rtc->regbase + RCR2);
  267. seq_printf(seq, "periodic_IRQ\t: %s\n",
  268. (tmp & RCR2_PESMASK) ? "yes" : "no");
  269. return 0;
  270. }
  271. static inline void sh_rtc_setcie(struct device *dev, unsigned int enable)
  272. {
  273. struct sh_rtc *rtc = dev_get_drvdata(dev);
  274. unsigned int tmp;
  275. spin_lock_irq(&rtc->lock);
  276. tmp = readb(rtc->regbase + RCR1);
  277. if (!enable)
  278. tmp &= ~RCR1_CIE;
  279. else
  280. tmp |= RCR1_CIE;
  281. writeb(tmp, rtc->regbase + RCR1);
  282. spin_unlock_irq(&rtc->lock);
  283. }
  284. static int sh_rtc_ioctl(struct device *dev, unsigned int cmd, unsigned long arg)
  285. {
  286. struct sh_rtc *rtc = dev_get_drvdata(dev);
  287. unsigned int ret = 0;
  288. switch (cmd) {
  289. case RTC_AIE_OFF:
  290. case RTC_AIE_ON:
  291. sh_rtc_setaie(dev, cmd == RTC_AIE_ON);
  292. break;
  293. case RTC_UIE_OFF:
  294. rtc->periodic_freq &= ~PF_OXS;
  295. sh_rtc_setcie(dev, 0);
  296. break;
  297. case RTC_UIE_ON:
  298. rtc->periodic_freq |= PF_OXS;
  299. sh_rtc_setcie(dev, 1);
  300. break;
  301. default:
  302. ret = -ENOIOCTLCMD;
  303. }
  304. return ret;
  305. }
  306. static int sh_rtc_read_time(struct device *dev, struct rtc_time *tm)
  307. {
  308. struct platform_device *pdev = to_platform_device(dev);
  309. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  310. unsigned int sec128, sec2, yr, yr100, cf_bit;
  311. do {
  312. unsigned int tmp;
  313. spin_lock_irq(&rtc->lock);
  314. tmp = readb(rtc->regbase + RCR1);
  315. tmp &= ~RCR1_CF; /* Clear CF-bit */
  316. tmp |= RCR1_CIE;
  317. writeb(tmp, rtc->regbase + RCR1);
  318. sec128 = readb(rtc->regbase + R64CNT);
  319. tm->tm_sec = bcd2bin(readb(rtc->regbase + RSECCNT));
  320. tm->tm_min = bcd2bin(readb(rtc->regbase + RMINCNT));
  321. tm->tm_hour = bcd2bin(readb(rtc->regbase + RHRCNT));
  322. tm->tm_wday = bcd2bin(readb(rtc->regbase + RWKCNT));
  323. tm->tm_mday = bcd2bin(readb(rtc->regbase + RDAYCNT));
  324. tm->tm_mon = bcd2bin(readb(rtc->regbase + RMONCNT)) - 1;
  325. if (rtc->capabilities & RTC_CAP_4_DIGIT_YEAR) {
  326. yr = readw(rtc->regbase + RYRCNT);
  327. yr100 = bcd2bin(yr >> 8);
  328. yr &= 0xff;
  329. } else {
  330. yr = readb(rtc->regbase + RYRCNT);
  331. yr100 = bcd2bin((yr == 0x99) ? 0x19 : 0x20);
  332. }
  333. tm->tm_year = (yr100 * 100 + bcd2bin(yr)) - 1900;
  334. sec2 = readb(rtc->regbase + R64CNT);
  335. cf_bit = readb(rtc->regbase + RCR1) & RCR1_CF;
  336. spin_unlock_irq(&rtc->lock);
  337. } while (cf_bit != 0 || ((sec128 ^ sec2) & RTC_BIT_INVERTED) != 0);
  338. #if RTC_BIT_INVERTED != 0
  339. if ((sec128 & RTC_BIT_INVERTED))
  340. tm->tm_sec--;
  341. #endif
  342. /* only keep the carry interrupt enabled if UIE is on */
  343. if (!(rtc->periodic_freq & PF_OXS))
  344. sh_rtc_setcie(dev, 0);
  345. dev_dbg(dev, "%s: tm is secs=%d, mins=%d, hours=%d, "
  346. "mday=%d, mon=%d, year=%d, wday=%d\n",
  347. __func__,
  348. tm->tm_sec, tm->tm_min, tm->tm_hour,
  349. tm->tm_mday, tm->tm_mon + 1, tm->tm_year, tm->tm_wday);
  350. return rtc_valid_tm(tm);
  351. }
  352. static int sh_rtc_set_time(struct device *dev, struct rtc_time *tm)
  353. {
  354. struct platform_device *pdev = to_platform_device(dev);
  355. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  356. unsigned int tmp;
  357. int year;
  358. spin_lock_irq(&rtc->lock);
  359. /* Reset pre-scaler & stop RTC */
  360. tmp = readb(rtc->regbase + RCR2);
  361. tmp |= RCR2_RESET;
  362. tmp &= ~RCR2_START;
  363. writeb(tmp, rtc->regbase + RCR2);
  364. writeb(bin2bcd(tm->tm_sec), rtc->regbase + RSECCNT);
  365. writeb(bin2bcd(tm->tm_min), rtc->regbase + RMINCNT);
  366. writeb(bin2bcd(tm->tm_hour), rtc->regbase + RHRCNT);
  367. writeb(bin2bcd(tm->tm_wday), rtc->regbase + RWKCNT);
  368. writeb(bin2bcd(tm->tm_mday), rtc->regbase + RDAYCNT);
  369. writeb(bin2bcd(tm->tm_mon + 1), rtc->regbase + RMONCNT);
  370. if (rtc->capabilities & RTC_CAP_4_DIGIT_YEAR) {
  371. year = (bin2bcd((tm->tm_year + 1900) / 100) << 8) |
  372. bin2bcd(tm->tm_year % 100);
  373. writew(year, rtc->regbase + RYRCNT);
  374. } else {
  375. year = tm->tm_year % 100;
  376. writeb(bin2bcd(year), rtc->regbase + RYRCNT);
  377. }
  378. /* Start RTC */
  379. tmp = readb(rtc->regbase + RCR2);
  380. tmp &= ~RCR2_RESET;
  381. tmp |= RCR2_RTCEN | RCR2_START;
  382. writeb(tmp, rtc->regbase + RCR2);
  383. spin_unlock_irq(&rtc->lock);
  384. return 0;
  385. }
  386. static inline int sh_rtc_read_alarm_value(struct sh_rtc *rtc, int reg_off)
  387. {
  388. unsigned int byte;
  389. int value = 0xff; /* return 0xff for ignored values */
  390. byte = readb(rtc->regbase + reg_off);
  391. if (byte & AR_ENB) {
  392. byte &= ~AR_ENB; /* strip the enable bit */
  393. value = bcd2bin(byte);
  394. }
  395. return value;
  396. }
  397. static int sh_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *wkalrm)
  398. {
  399. struct platform_device *pdev = to_platform_device(dev);
  400. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  401. struct rtc_time *tm = &wkalrm->time;
  402. spin_lock_irq(&rtc->lock);
  403. tm->tm_sec = sh_rtc_read_alarm_value(rtc, RSECAR);
  404. tm->tm_min = sh_rtc_read_alarm_value(rtc, RMINAR);
  405. tm->tm_hour = sh_rtc_read_alarm_value(rtc, RHRAR);
  406. tm->tm_wday = sh_rtc_read_alarm_value(rtc, RWKAR);
  407. tm->tm_mday = sh_rtc_read_alarm_value(rtc, RDAYAR);
  408. tm->tm_mon = sh_rtc_read_alarm_value(rtc, RMONAR);
  409. if (tm->tm_mon > 0)
  410. tm->tm_mon -= 1; /* RTC is 1-12, tm_mon is 0-11 */
  411. tm->tm_year = 0xffff;
  412. wkalrm->enabled = (readb(rtc->regbase + RCR1) & RCR1_AIE) ? 1 : 0;
  413. spin_unlock_irq(&rtc->lock);
  414. return 0;
  415. }
  416. static inline void sh_rtc_write_alarm_value(struct sh_rtc *rtc,
  417. int value, int reg_off)
  418. {
  419. /* < 0 for a value that is ignored */
  420. if (value < 0)
  421. writeb(0, rtc->regbase + reg_off);
  422. else
  423. writeb(bin2bcd(value) | AR_ENB, rtc->regbase + reg_off);
  424. }
  425. static int sh_rtc_check_alarm(struct rtc_time *tm)
  426. {
  427. /*
  428. * The original rtc says anything > 0xc0 is "don't care" or "match
  429. * all" - most users use 0xff but rtc-dev uses -1 for the same thing.
  430. * The original rtc doesn't support years - some things use -1 and
  431. * some 0xffff. We use -1 to make out tests easier.
  432. */
  433. if (tm->tm_year == 0xffff)
  434. tm->tm_year = -1;
  435. if (tm->tm_mon >= 0xff)
  436. tm->tm_mon = -1;
  437. if (tm->tm_mday >= 0xff)
  438. tm->tm_mday = -1;
  439. if (tm->tm_wday >= 0xff)
  440. tm->tm_wday = -1;
  441. if (tm->tm_hour >= 0xff)
  442. tm->tm_hour = -1;
  443. if (tm->tm_min >= 0xff)
  444. tm->tm_min = -1;
  445. if (tm->tm_sec >= 0xff)
  446. tm->tm_sec = -1;
  447. if (tm->tm_year > 9999 ||
  448. tm->tm_mon >= 12 ||
  449. tm->tm_mday == 0 || tm->tm_mday >= 32 ||
  450. tm->tm_wday >= 7 ||
  451. tm->tm_hour >= 24 ||
  452. tm->tm_min >= 60 ||
  453. tm->tm_sec >= 60)
  454. return -EINVAL;
  455. return 0;
  456. }
  457. static int sh_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *wkalrm)
  458. {
  459. struct platform_device *pdev = to_platform_device(dev);
  460. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  461. unsigned int rcr1;
  462. struct rtc_time *tm = &wkalrm->time;
  463. int mon, err;
  464. err = sh_rtc_check_alarm(tm);
  465. if (unlikely(err < 0))
  466. return err;
  467. spin_lock_irq(&rtc->lock);
  468. /* disable alarm interrupt and clear the alarm flag */
  469. rcr1 = readb(rtc->regbase + RCR1);
  470. rcr1 &= ~(RCR1_AF | RCR1_AIE);
  471. writeb(rcr1, rtc->regbase + RCR1);
  472. /* set alarm time */
  473. sh_rtc_write_alarm_value(rtc, tm->tm_sec, RSECAR);
  474. sh_rtc_write_alarm_value(rtc, tm->tm_min, RMINAR);
  475. sh_rtc_write_alarm_value(rtc, tm->tm_hour, RHRAR);
  476. sh_rtc_write_alarm_value(rtc, tm->tm_wday, RWKAR);
  477. sh_rtc_write_alarm_value(rtc, tm->tm_mday, RDAYAR);
  478. mon = tm->tm_mon;
  479. if (mon >= 0)
  480. mon += 1;
  481. sh_rtc_write_alarm_value(rtc, mon, RMONAR);
  482. if (wkalrm->enabled) {
  483. rcr1 |= RCR1_AIE;
  484. writeb(rcr1, rtc->regbase + RCR1);
  485. }
  486. spin_unlock_irq(&rtc->lock);
  487. return 0;
  488. }
  489. static struct rtc_class_ops sh_rtc_ops = {
  490. .ioctl = sh_rtc_ioctl,
  491. .read_time = sh_rtc_read_time,
  492. .set_time = sh_rtc_set_time,
  493. .read_alarm = sh_rtc_read_alarm,
  494. .set_alarm = sh_rtc_set_alarm,
  495. .irq_set_state = sh_rtc_irq_set_state,
  496. .irq_set_freq = sh_rtc_irq_set_freq,
  497. .proc = sh_rtc_proc,
  498. };
  499. static int __init sh_rtc_probe(struct platform_device *pdev)
  500. {
  501. struct sh_rtc *rtc;
  502. struct resource *res;
  503. struct rtc_time r;
  504. char clk_name[6];
  505. int clk_id, ret;
  506. rtc = kzalloc(sizeof(struct sh_rtc), GFP_KERNEL);
  507. if (unlikely(!rtc))
  508. return -ENOMEM;
  509. spin_lock_init(&rtc->lock);
  510. /* get periodic/carry/alarm irqs */
  511. ret = platform_get_irq(pdev, 0);
  512. if (unlikely(ret <= 0)) {
  513. ret = -ENOENT;
  514. dev_err(&pdev->dev, "No IRQ resource\n");
  515. goto err_badres;
  516. }
  517. rtc->periodic_irq = ret;
  518. rtc->carry_irq = platform_get_irq(pdev, 1);
  519. rtc->alarm_irq = platform_get_irq(pdev, 2);
  520. res = platform_get_resource(pdev, IORESOURCE_IO, 0);
  521. if (unlikely(res == NULL)) {
  522. ret = -ENOENT;
  523. dev_err(&pdev->dev, "No IO resource\n");
  524. goto err_badres;
  525. }
  526. rtc->regsize = resource_size(res);
  527. rtc->res = request_mem_region(res->start, rtc->regsize, pdev->name);
  528. if (unlikely(!rtc->res)) {
  529. ret = -EBUSY;
  530. goto err_badres;
  531. }
  532. rtc->regbase = ioremap_nocache(rtc->res->start, rtc->regsize);
  533. if (unlikely(!rtc->regbase)) {
  534. ret = -EINVAL;
  535. goto err_badmap;
  536. }
  537. clk_id = pdev->id;
  538. /* With a single device, the clock id is still "rtc0" */
  539. if (clk_id < 0)
  540. clk_id = 0;
  541. snprintf(clk_name, sizeof(clk_name), "rtc%d", clk_id);
  542. rtc->clk = clk_get(&pdev->dev, clk_name);
  543. if (IS_ERR(rtc->clk)) {
  544. /*
  545. * No error handling for rtc->clk intentionally, not all
  546. * platforms will have a unique clock for the RTC, and
  547. * the clk API can handle the struct clk pointer being
  548. * NULL.
  549. */
  550. rtc->clk = NULL;
  551. }
  552. clk_enable(rtc->clk);
  553. rtc->capabilities = RTC_DEF_CAPABILITIES;
  554. if (pdev->dev.platform_data) {
  555. struct sh_rtc_platform_info *pinfo = pdev->dev.platform_data;
  556. /*
  557. * Some CPUs have special capabilities in addition to the
  558. * default set. Add those in here.
  559. */
  560. rtc->capabilities |= pinfo->capabilities;
  561. }
  562. if (rtc->carry_irq <= 0) {
  563. /* register shared periodic/carry/alarm irq */
  564. ret = request_irq(rtc->periodic_irq, sh_rtc_shared,
  565. IRQF_DISABLED, "sh-rtc", rtc);
  566. if (unlikely(ret)) {
  567. dev_err(&pdev->dev,
  568. "request IRQ failed with %d, IRQ %d\n", ret,
  569. rtc->periodic_irq);
  570. goto err_unmap;
  571. }
  572. } else {
  573. /* register periodic/carry/alarm irqs */
  574. ret = request_irq(rtc->periodic_irq, sh_rtc_periodic,
  575. IRQF_DISABLED, "sh-rtc period", rtc);
  576. if (unlikely(ret)) {
  577. dev_err(&pdev->dev,
  578. "request period IRQ failed with %d, IRQ %d\n",
  579. ret, rtc->periodic_irq);
  580. goto err_unmap;
  581. }
  582. ret = request_irq(rtc->carry_irq, sh_rtc_interrupt,
  583. IRQF_DISABLED, "sh-rtc carry", rtc);
  584. if (unlikely(ret)) {
  585. dev_err(&pdev->dev,
  586. "request carry IRQ failed with %d, IRQ %d\n",
  587. ret, rtc->carry_irq);
  588. free_irq(rtc->periodic_irq, rtc);
  589. goto err_unmap;
  590. }
  591. ret = request_irq(rtc->alarm_irq, sh_rtc_alarm,
  592. IRQF_DISABLED, "sh-rtc alarm", rtc);
  593. if (unlikely(ret)) {
  594. dev_err(&pdev->dev,
  595. "request alarm IRQ failed with %d, IRQ %d\n",
  596. ret, rtc->alarm_irq);
  597. free_irq(rtc->carry_irq, rtc);
  598. free_irq(rtc->periodic_irq, rtc);
  599. goto err_unmap;
  600. }
  601. }
  602. platform_set_drvdata(pdev, rtc);
  603. /* everything disabled by default */
  604. sh_rtc_irq_set_freq(&pdev->dev, 0);
  605. sh_rtc_irq_set_state(&pdev->dev, 0);
  606. sh_rtc_setaie(&pdev->dev, 0);
  607. sh_rtc_setcie(&pdev->dev, 0);
  608. rtc->rtc_dev = rtc_device_register("sh", &pdev->dev,
  609. &sh_rtc_ops, THIS_MODULE);
  610. if (IS_ERR(rtc->rtc_dev)) {
  611. ret = PTR_ERR(rtc->rtc_dev);
  612. free_irq(rtc->periodic_irq, rtc);
  613. free_irq(rtc->carry_irq, rtc);
  614. free_irq(rtc->alarm_irq, rtc);
  615. goto err_unmap;
  616. }
  617. rtc->rtc_dev->max_user_freq = 256;
  618. /* reset rtc to epoch 0 if time is invalid */
  619. if (rtc_read_time(rtc->rtc_dev, &r) < 0) {
  620. rtc_time_to_tm(0, &r);
  621. rtc_set_time(rtc->rtc_dev, &r);
  622. }
  623. device_init_wakeup(&pdev->dev, 1);
  624. return 0;
  625. err_unmap:
  626. clk_disable(rtc->clk);
  627. clk_put(rtc->clk);
  628. iounmap(rtc->regbase);
  629. err_badmap:
  630. release_resource(rtc->res);
  631. err_badres:
  632. kfree(rtc);
  633. return ret;
  634. }
  635. static int __exit sh_rtc_remove(struct platform_device *pdev)
  636. {
  637. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  638. rtc_device_unregister(rtc->rtc_dev);
  639. sh_rtc_irq_set_state(&pdev->dev, 0);
  640. sh_rtc_setaie(&pdev->dev, 0);
  641. sh_rtc_setcie(&pdev->dev, 0);
  642. free_irq(rtc->periodic_irq, rtc);
  643. if (rtc->carry_irq > 0) {
  644. free_irq(rtc->carry_irq, rtc);
  645. free_irq(rtc->alarm_irq, rtc);
  646. }
  647. iounmap(rtc->regbase);
  648. release_resource(rtc->res);
  649. clk_disable(rtc->clk);
  650. clk_put(rtc->clk);
  651. platform_set_drvdata(pdev, NULL);
  652. kfree(rtc);
  653. return 0;
  654. }
  655. static void sh_rtc_set_irq_wake(struct device *dev, int enabled)
  656. {
  657. struct platform_device *pdev = to_platform_device(dev);
  658. struct sh_rtc *rtc = platform_get_drvdata(pdev);
  659. set_irq_wake(rtc->periodic_irq, enabled);
  660. if (rtc->carry_irq > 0) {
  661. set_irq_wake(rtc->carry_irq, enabled);
  662. set_irq_wake(rtc->alarm_irq, enabled);
  663. }
  664. }
  665. static int sh_rtc_suspend(struct device *dev)
  666. {
  667. if (device_may_wakeup(dev))
  668. sh_rtc_set_irq_wake(dev, 1);
  669. return 0;
  670. }
  671. static int sh_rtc_resume(struct device *dev)
  672. {
  673. if (device_may_wakeup(dev))
  674. sh_rtc_set_irq_wake(dev, 0);
  675. return 0;
  676. }
  677. static struct dev_pm_ops sh_rtc_dev_pm_ops = {
  678. .suspend = sh_rtc_suspend,
  679. .resume = sh_rtc_resume,
  680. };
  681. static struct platform_driver sh_rtc_platform_driver = {
  682. .driver = {
  683. .name = DRV_NAME,
  684. .owner = THIS_MODULE,
  685. .pm = &sh_rtc_dev_pm_ops,
  686. },
  687. .remove = __exit_p(sh_rtc_remove),
  688. };
  689. static int __init sh_rtc_init(void)
  690. {
  691. return platform_driver_probe(&sh_rtc_platform_driver, sh_rtc_probe);
  692. }
  693. static void __exit sh_rtc_exit(void)
  694. {
  695. platform_driver_unregister(&sh_rtc_platform_driver);
  696. }
  697. module_init(sh_rtc_init);
  698. module_exit(sh_rtc_exit);
  699. MODULE_DESCRIPTION("SuperH on-chip RTC driver");
  700. MODULE_VERSION(DRV_VERSION);
  701. MODULE_AUTHOR("Paul Mundt <lethal@linux-sh.org>, "
  702. "Jamie Lenehan <lenehan@twibble.org>, "
  703. "Angelo Castello <angelo.castello@st.com>");
  704. MODULE_LICENSE("GPL");
  705. MODULE_ALIAS("platform:" DRV_NAME);