msi_sn.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 2006 Silicon Graphics, Inc. All Rights Reserved.
  7. */
  8. #include <linux/types.h>
  9. #include <linux/irq.h>
  10. #include <linux/pci.h>
  11. #include <linux/cpumask.h>
  12. #include <linux/msi.h>
  13. #include <asm/sn/addrs.h>
  14. #include <asm/sn/intr.h>
  15. #include <asm/sn/pcibus_provider_defs.h>
  16. #include <asm/sn/pcidev.h>
  17. #include <asm/sn/nodepda.h>
  18. struct sn_msi_info {
  19. u64 pci_addr;
  20. struct sn_irq_info *sn_irq_info;
  21. };
  22. static struct sn_msi_info sn_msi_info[NR_IRQS];
  23. static struct irq_chip sn_msi_chip;
  24. void sn_teardown_msi_irq(unsigned int irq)
  25. {
  26. nasid_t nasid;
  27. int widget;
  28. struct pci_dev *pdev;
  29. struct pcidev_info *sn_pdev;
  30. struct sn_irq_info *sn_irq_info;
  31. struct pcibus_bussoft *bussoft;
  32. struct sn_pcibus_provider *provider;
  33. sn_irq_info = sn_msi_info[irq].sn_irq_info;
  34. if (sn_irq_info == NULL || sn_irq_info->irq_int_bit >= 0)
  35. return;
  36. sn_pdev = (struct pcidev_info *)sn_irq_info->irq_pciioinfo;
  37. pdev = sn_pdev->pdi_linux_pcidev;
  38. provider = SN_PCIDEV_BUSPROVIDER(pdev);
  39. (*provider->dma_unmap)(pdev,
  40. sn_msi_info[irq].pci_addr,
  41. PCI_DMA_FROMDEVICE);
  42. sn_msi_info[irq].pci_addr = 0;
  43. bussoft = SN_PCIDEV_BUSSOFT(pdev);
  44. nasid = NASID_GET(bussoft->bs_base);
  45. widget = (nasid & 1) ?
  46. TIO_SWIN_WIDGETNUM(bussoft->bs_base) :
  47. SWIN_WIDGETNUM(bussoft->bs_base);
  48. sn_intr_free(nasid, widget, sn_irq_info);
  49. sn_msi_info[irq].sn_irq_info = NULL;
  50. return;
  51. }
  52. int sn_setup_msi_irq(unsigned int irq, struct pci_dev *pdev)
  53. {
  54. struct msi_msg msg;
  55. struct msi_desc *entry;
  56. int widget;
  57. int status;
  58. nasid_t nasid;
  59. u64 bus_addr;
  60. struct sn_irq_info *sn_irq_info;
  61. struct pcibus_bussoft *bussoft = SN_PCIDEV_BUSSOFT(pdev);
  62. struct sn_pcibus_provider *provider = SN_PCIDEV_BUSPROVIDER(pdev);
  63. entry = get_irq_msi(irq);
  64. if (!entry->msi_attrib.is_64)
  65. return -EINVAL;
  66. if (bussoft == NULL)
  67. return -EINVAL;
  68. if (provider == NULL || provider->dma_map_consistent == NULL)
  69. return -EINVAL;
  70. /*
  71. * Set up the vector plumbing. Let the prom (via sn_intr_alloc)
  72. * decide which cpu to direct this msi at by default.
  73. */
  74. nasid = NASID_GET(bussoft->bs_base);
  75. widget = (nasid & 1) ?
  76. TIO_SWIN_WIDGETNUM(bussoft->bs_base) :
  77. SWIN_WIDGETNUM(bussoft->bs_base);
  78. sn_irq_info = kzalloc(sizeof(struct sn_irq_info), GFP_KERNEL);
  79. if (! sn_irq_info)
  80. return -ENOMEM;
  81. status = sn_intr_alloc(nasid, widget, sn_irq_info, irq, -1, -1);
  82. if (status) {
  83. kfree(sn_irq_info);
  84. return -ENOMEM;
  85. }
  86. sn_irq_info->irq_int_bit = -1; /* mark this as an MSI irq */
  87. sn_irq_fixup(pdev, sn_irq_info);
  88. /* Prom probably should fill these in, but doesn't ... */
  89. sn_irq_info->irq_bridge_type = bussoft->bs_asic_type;
  90. sn_irq_info->irq_bridge = (void *)bussoft->bs_base;
  91. /*
  92. * Map the xio address into bus space
  93. */
  94. bus_addr = (*provider->dma_map_consistent)(pdev,
  95. sn_irq_info->irq_xtalkaddr,
  96. sizeof(sn_irq_info->irq_xtalkaddr),
  97. SN_DMA_MSI|SN_DMA_ADDR_XIO);
  98. if (! bus_addr) {
  99. sn_intr_free(nasid, widget, sn_irq_info);
  100. kfree(sn_irq_info);
  101. return -ENOMEM;
  102. }
  103. sn_msi_info[irq].sn_irq_info = sn_irq_info;
  104. sn_msi_info[irq].pci_addr = bus_addr;
  105. msg.address_hi = (u32)(bus_addr >> 32);
  106. msg.address_lo = (u32)(bus_addr & 0x00000000ffffffff);
  107. /*
  108. * In the SN platform, bit 16 is a "send vector" bit which
  109. * must be present in order to move the vector through the system.
  110. */
  111. msg.data = 0x100 + irq;
  112. write_msi_msg(irq, &msg);
  113. set_irq_chip_and_handler(irq, &sn_msi_chip, handle_edge_irq);
  114. return 0;
  115. }
  116. #ifdef CONFIG_SMP
  117. static void sn_set_msi_irq_affinity(unsigned int irq, cpumask_t cpu_mask)
  118. {
  119. struct msi_msg msg;
  120. int slice;
  121. nasid_t nasid;
  122. u64 bus_addr;
  123. struct pci_dev *pdev;
  124. struct pcidev_info *sn_pdev;
  125. struct sn_irq_info *sn_irq_info;
  126. struct sn_irq_info *new_irq_info;
  127. struct sn_pcibus_provider *provider;
  128. unsigned int cpu;
  129. cpu = first_cpu(cpu_mask);
  130. sn_irq_info = sn_msi_info[irq].sn_irq_info;
  131. if (sn_irq_info == NULL || sn_irq_info->irq_int_bit >= 0)
  132. return;
  133. /*
  134. * Release XIO resources for the old MSI PCI address
  135. */
  136. read_msi_msg(irq, &msg);
  137. sn_pdev = (struct pcidev_info *)sn_irq_info->irq_pciioinfo;
  138. pdev = sn_pdev->pdi_linux_pcidev;
  139. provider = SN_PCIDEV_BUSPROVIDER(pdev);
  140. bus_addr = (u64)(msg.address_hi) << 32 | (u64)(msg.address_lo);
  141. (*provider->dma_unmap)(pdev, bus_addr, PCI_DMA_FROMDEVICE);
  142. sn_msi_info[irq].pci_addr = 0;
  143. nasid = cpuid_to_nasid(cpu);
  144. slice = cpuid_to_slice(cpu);
  145. new_irq_info = sn_retarget_vector(sn_irq_info, nasid, slice);
  146. sn_msi_info[irq].sn_irq_info = new_irq_info;
  147. if (new_irq_info == NULL)
  148. return;
  149. /*
  150. * Map the xio address into bus space
  151. */
  152. bus_addr = (*provider->dma_map_consistent)(pdev,
  153. new_irq_info->irq_xtalkaddr,
  154. sizeof(new_irq_info->irq_xtalkaddr),
  155. SN_DMA_MSI|SN_DMA_ADDR_XIO);
  156. sn_msi_info[irq].pci_addr = bus_addr;
  157. msg.address_hi = (u32)(bus_addr >> 32);
  158. msg.address_lo = (u32)(bus_addr & 0x00000000ffffffff);
  159. write_msi_msg(irq, &msg);
  160. set_native_irq_info(irq, cpu_mask);
  161. }
  162. #endif /* CONFIG_SMP */
  163. static void sn_ack_msi_irq(unsigned int irq)
  164. {
  165. move_native_irq(irq);
  166. ia64_eoi();
  167. }
  168. static int sn_msi_retrigger_irq(unsigned int irq)
  169. {
  170. unsigned int vector = irq;
  171. ia64_resend_irq(vector);
  172. return 1;
  173. }
  174. static struct irq_chip sn_msi_chip = {
  175. .name = "PCI-MSI",
  176. .mask = mask_msi_irq,
  177. .unmask = unmask_msi_irq,
  178. .ack = sn_ack_msi_irq,
  179. #ifdef CONFIG_SMP
  180. .set_affinity = sn_set_msi_irq_affinity,
  181. #endif
  182. .retrigger = sn_msi_retrigger_irq,
  183. };