qdio_main.c 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589
  1. /*
  2. * linux/drivers/s390/cio/qdio_main.c
  3. *
  4. * Linux for s390 qdio support, buffer handling, qdio API and module support.
  5. *
  6. * Copyright 2000,2008 IBM Corp.
  7. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
  8. * Jan Glauber <jang@linux.vnet.ibm.com>
  9. * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/timer.h>
  15. #include <linux/delay.h>
  16. #include <asm/atomic.h>
  17. #include <asm/debug.h>
  18. #include <asm/qdio.h>
  19. #include "cio.h"
  20. #include "css.h"
  21. #include "device.h"
  22. #include "qdio.h"
  23. #include "qdio_debug.h"
  24. #include "qdio_perf.h"
  25. MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
  26. "Jan Glauber <jang@linux.vnet.ibm.com>");
  27. MODULE_DESCRIPTION("QDIO base support");
  28. MODULE_LICENSE("GPL");
  29. static inline int do_siga_sync(struct subchannel_id schid,
  30. unsigned int out_mask, unsigned int in_mask)
  31. {
  32. register unsigned long __fc asm ("0") = 2;
  33. register struct subchannel_id __schid asm ("1") = schid;
  34. register unsigned long out asm ("2") = out_mask;
  35. register unsigned long in asm ("3") = in_mask;
  36. int cc;
  37. asm volatile(
  38. " siga 0\n"
  39. " ipm %0\n"
  40. " srl %0,28\n"
  41. : "=d" (cc)
  42. : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
  43. return cc;
  44. }
  45. static inline int do_siga_input(struct subchannel_id schid, unsigned int mask)
  46. {
  47. register unsigned long __fc asm ("0") = 1;
  48. register struct subchannel_id __schid asm ("1") = schid;
  49. register unsigned long __mask asm ("2") = mask;
  50. int cc;
  51. asm volatile(
  52. " siga 0\n"
  53. " ipm %0\n"
  54. " srl %0,28\n"
  55. : "=d" (cc)
  56. : "d" (__fc), "d" (__schid), "d" (__mask) : "cc", "memory");
  57. return cc;
  58. }
  59. /**
  60. * do_siga_output - perform SIGA-w/wt function
  61. * @schid: subchannel id or in case of QEBSM the subchannel token
  62. * @mask: which output queues to process
  63. * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
  64. * @fc: function code to perform
  65. *
  66. * Returns cc or QDIO_ERROR_SIGA_ACCESS_EXCEPTION.
  67. * Note: For IQDC unicast queues only the highest priority queue is processed.
  68. */
  69. static inline int do_siga_output(unsigned long schid, unsigned long mask,
  70. unsigned int *bb, unsigned int fc)
  71. {
  72. register unsigned long __fc asm("0") = fc;
  73. register unsigned long __schid asm("1") = schid;
  74. register unsigned long __mask asm("2") = mask;
  75. int cc = QDIO_ERROR_SIGA_ACCESS_EXCEPTION;
  76. asm volatile(
  77. " siga 0\n"
  78. "0: ipm %0\n"
  79. " srl %0,28\n"
  80. "1:\n"
  81. EX_TABLE(0b, 1b)
  82. : "+d" (cc), "+d" (__fc), "+d" (__schid), "+d" (__mask)
  83. : : "cc", "memory");
  84. *bb = ((unsigned int) __fc) >> 31;
  85. return cc;
  86. }
  87. static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
  88. {
  89. /* all done or next buffer state different */
  90. if (ccq == 0 || ccq == 32)
  91. return 0;
  92. /* not all buffers processed */
  93. if (ccq == 96 || ccq == 97)
  94. return 1;
  95. /* notify devices immediately */
  96. DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
  97. return -EIO;
  98. }
  99. /**
  100. * qdio_do_eqbs - extract buffer states for QEBSM
  101. * @q: queue to manipulate
  102. * @state: state of the extracted buffers
  103. * @start: buffer number to start at
  104. * @count: count of buffers to examine
  105. * @auto_ack: automatically acknowledge buffers
  106. *
  107. * Returns the number of successfully extracted equal buffer states.
  108. * Stops processing if a state is different from the last buffers state.
  109. */
  110. static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
  111. int start, int count, int auto_ack)
  112. {
  113. unsigned int ccq = 0;
  114. int tmp_count = count, tmp_start = start;
  115. int nr = q->nr;
  116. int rc;
  117. BUG_ON(!q->irq_ptr->sch_token);
  118. qdio_perf_stat_inc(&perf_stats.debug_eqbs_all);
  119. if (!q->is_input_q)
  120. nr += q->irq_ptr->nr_input_qs;
  121. again:
  122. ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
  123. auto_ack);
  124. rc = qdio_check_ccq(q, ccq);
  125. /* At least one buffer was processed, return and extract the remaining
  126. * buffers later.
  127. */
  128. if ((ccq == 96) && (count != tmp_count)) {
  129. qdio_perf_stat_inc(&perf_stats.debug_eqbs_incomplete);
  130. return (count - tmp_count);
  131. }
  132. if (rc == 1) {
  133. DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
  134. goto again;
  135. }
  136. if (rc < 0) {
  137. DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
  138. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  139. q->handler(q->irq_ptr->cdev,
  140. QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  141. 0, -1, -1, q->irq_ptr->int_parm);
  142. return 0;
  143. }
  144. return count - tmp_count;
  145. }
  146. /**
  147. * qdio_do_sqbs - set buffer states for QEBSM
  148. * @q: queue to manipulate
  149. * @state: new state of the buffers
  150. * @start: first buffer number to change
  151. * @count: how many buffers to change
  152. *
  153. * Returns the number of successfully changed buffers.
  154. * Does retrying until the specified count of buffer states is set or an
  155. * error occurs.
  156. */
  157. static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
  158. int count)
  159. {
  160. unsigned int ccq = 0;
  161. int tmp_count = count, tmp_start = start;
  162. int nr = q->nr;
  163. int rc;
  164. if (!count)
  165. return 0;
  166. BUG_ON(!q->irq_ptr->sch_token);
  167. qdio_perf_stat_inc(&perf_stats.debug_sqbs_all);
  168. if (!q->is_input_q)
  169. nr += q->irq_ptr->nr_input_qs;
  170. again:
  171. ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
  172. rc = qdio_check_ccq(q, ccq);
  173. if (rc == 1) {
  174. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
  175. qdio_perf_stat_inc(&perf_stats.debug_sqbs_incomplete);
  176. goto again;
  177. }
  178. if (rc < 0) {
  179. DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
  180. DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
  181. q->handler(q->irq_ptr->cdev,
  182. QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  183. 0, -1, -1, q->irq_ptr->int_parm);
  184. return 0;
  185. }
  186. WARN_ON(tmp_count);
  187. return count - tmp_count;
  188. }
  189. /* returns number of examined buffers and their common state in *state */
  190. static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
  191. unsigned char *state, unsigned int count,
  192. int auto_ack)
  193. {
  194. unsigned char __state = 0;
  195. int i;
  196. BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
  197. BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
  198. if (is_qebsm(q))
  199. return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
  200. for (i = 0; i < count; i++) {
  201. if (!__state)
  202. __state = q->slsb.val[bufnr];
  203. else if (q->slsb.val[bufnr] != __state)
  204. break;
  205. bufnr = next_buf(bufnr);
  206. }
  207. *state = __state;
  208. return i;
  209. }
  210. inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
  211. unsigned char *state, int auto_ack)
  212. {
  213. return get_buf_states(q, bufnr, state, 1, auto_ack);
  214. }
  215. /* wrap-around safe setting of slsb states, returns number of changed buffers */
  216. static inline int set_buf_states(struct qdio_q *q, int bufnr,
  217. unsigned char state, int count)
  218. {
  219. int i;
  220. BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
  221. BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
  222. if (is_qebsm(q))
  223. return qdio_do_sqbs(q, state, bufnr, count);
  224. for (i = 0; i < count; i++) {
  225. xchg(&q->slsb.val[bufnr], state);
  226. bufnr = next_buf(bufnr);
  227. }
  228. return count;
  229. }
  230. static inline int set_buf_state(struct qdio_q *q, int bufnr,
  231. unsigned char state)
  232. {
  233. return set_buf_states(q, bufnr, state, 1);
  234. }
  235. /* set slsb states to initial state */
  236. void qdio_init_buf_states(struct qdio_irq *irq_ptr)
  237. {
  238. struct qdio_q *q;
  239. int i;
  240. for_each_input_queue(irq_ptr, q, i)
  241. set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
  242. QDIO_MAX_BUFFERS_PER_Q);
  243. for_each_output_queue(irq_ptr, q, i)
  244. set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
  245. QDIO_MAX_BUFFERS_PER_Q);
  246. }
  247. static int qdio_siga_sync(struct qdio_q *q, unsigned int output,
  248. unsigned int input)
  249. {
  250. int cc;
  251. if (!need_siga_sync(q))
  252. return 0;
  253. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
  254. qdio_perf_stat_inc(&perf_stats.siga_sync);
  255. cc = do_siga_sync(q->irq_ptr->schid, output, input);
  256. if (cc)
  257. DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
  258. return cc;
  259. }
  260. inline int qdio_siga_sync_q(struct qdio_q *q)
  261. {
  262. if (q->is_input_q)
  263. return qdio_siga_sync(q, 0, q->mask);
  264. else
  265. return qdio_siga_sync(q, q->mask, 0);
  266. }
  267. static inline int qdio_siga_sync_out(struct qdio_q *q)
  268. {
  269. return qdio_siga_sync(q, ~0U, 0);
  270. }
  271. static inline int qdio_siga_sync_all(struct qdio_q *q)
  272. {
  273. return qdio_siga_sync(q, ~0U, ~0U);
  274. }
  275. static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit)
  276. {
  277. unsigned long schid;
  278. unsigned int fc = 0;
  279. u64 start_time = 0;
  280. int cc;
  281. if (q->u.out.use_enh_siga)
  282. fc = 3;
  283. if (is_qebsm(q)) {
  284. schid = q->irq_ptr->sch_token;
  285. fc |= 0x80;
  286. }
  287. else
  288. schid = *((u32 *)&q->irq_ptr->schid);
  289. again:
  290. cc = do_siga_output(schid, q->mask, busy_bit, fc);
  291. /* hipersocket busy condition */
  292. if (*busy_bit) {
  293. WARN_ON(queue_type(q) != QDIO_IQDIO_QFMT || cc != 2);
  294. if (!start_time) {
  295. start_time = get_usecs();
  296. goto again;
  297. }
  298. if ((get_usecs() - start_time) < QDIO_BUSY_BIT_PATIENCE)
  299. goto again;
  300. }
  301. return cc;
  302. }
  303. static inline int qdio_siga_input(struct qdio_q *q)
  304. {
  305. int cc;
  306. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
  307. qdio_perf_stat_inc(&perf_stats.siga_in);
  308. cc = do_siga_input(q->irq_ptr->schid, q->mask);
  309. if (cc)
  310. DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
  311. return cc;
  312. }
  313. /* called from thinint inbound handler */
  314. void qdio_sync_after_thinint(struct qdio_q *q)
  315. {
  316. if (pci_out_supported(q)) {
  317. if (need_siga_sync_thinint(q))
  318. qdio_siga_sync_all(q);
  319. else if (need_siga_sync_out_thinint(q))
  320. qdio_siga_sync_out(q);
  321. } else
  322. qdio_siga_sync_q(q);
  323. }
  324. inline void qdio_stop_polling(struct qdio_q *q)
  325. {
  326. if (!q->u.in.polling)
  327. return;
  328. q->u.in.polling = 0;
  329. qdio_perf_stat_inc(&perf_stats.debug_stop_polling);
  330. /* show the card that we are not polling anymore */
  331. if (is_qebsm(q)) {
  332. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  333. q->u.in.ack_count);
  334. q->u.in.ack_count = 0;
  335. } else
  336. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  337. }
  338. static void announce_buffer_error(struct qdio_q *q, int count)
  339. {
  340. q->qdio_error |= QDIO_ERROR_SLSB_STATE;
  341. /* special handling for no target buffer empty */
  342. if ((!q->is_input_q &&
  343. (q->sbal[q->first_to_check]->element[15].flags & 0xff) == 0x10)) {
  344. qdio_perf_stat_inc(&perf_stats.outbound_target_full);
  345. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%3d",
  346. q->first_to_check);
  347. return;
  348. }
  349. DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
  350. DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
  351. DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
  352. DBF_ERROR("F14:%2x F15:%2x",
  353. q->sbal[q->first_to_check]->element[14].flags & 0xff,
  354. q->sbal[q->first_to_check]->element[15].flags & 0xff);
  355. }
  356. static inline void inbound_primed(struct qdio_q *q, int count)
  357. {
  358. int new;
  359. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %3d", count);
  360. /* for QEBSM the ACK was already set by EQBS */
  361. if (is_qebsm(q)) {
  362. if (!q->u.in.polling) {
  363. q->u.in.polling = 1;
  364. q->u.in.ack_count = count;
  365. q->u.in.ack_start = q->first_to_check;
  366. return;
  367. }
  368. /* delete the previous ACK's */
  369. set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
  370. q->u.in.ack_count);
  371. q->u.in.ack_count = count;
  372. q->u.in.ack_start = q->first_to_check;
  373. return;
  374. }
  375. /*
  376. * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
  377. * or by the next inbound run.
  378. */
  379. new = add_buf(q->first_to_check, count - 1);
  380. if (q->u.in.polling) {
  381. /* reset the previous ACK but first set the new one */
  382. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  383. set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
  384. } else {
  385. q->u.in.polling = 1;
  386. set_buf_state(q, new, SLSB_P_INPUT_ACK);
  387. }
  388. q->u.in.ack_start = new;
  389. count--;
  390. if (!count)
  391. return;
  392. /*
  393. * Need to change all PRIMED buffers to NOT_INIT, otherwise
  394. * we're loosing initiative in the thinint code.
  395. */
  396. set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT,
  397. count);
  398. }
  399. static int get_inbound_buffer_frontier(struct qdio_q *q)
  400. {
  401. int count, stop;
  402. unsigned char state;
  403. /*
  404. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  405. * would return 0.
  406. */
  407. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  408. stop = add_buf(q->first_to_check, count);
  409. /*
  410. * No siga sync here, as a PCI or we after a thin interrupt
  411. * will sync the queues.
  412. */
  413. /* need to set count to 1 for non-qebsm */
  414. if (!is_qebsm(q))
  415. count = 1;
  416. check_next:
  417. if (q->first_to_check == stop)
  418. goto out;
  419. count = get_buf_states(q, q->first_to_check, &state, count, 1);
  420. if (!count)
  421. goto out;
  422. switch (state) {
  423. case SLSB_P_INPUT_PRIMED:
  424. inbound_primed(q, count);
  425. /*
  426. * No siga-sync needed for non-qebsm here, as the inbound queue
  427. * will be synced on the next siga-r, resp.
  428. * tiqdio_is_inbound_q_done will do the siga-sync.
  429. */
  430. q->first_to_check = add_buf(q->first_to_check, count);
  431. atomic_sub(count, &q->nr_buf_used);
  432. goto check_next;
  433. case SLSB_P_INPUT_ERROR:
  434. announce_buffer_error(q, count);
  435. /* process the buffer, the upper layer will take care of it */
  436. q->first_to_check = add_buf(q->first_to_check, count);
  437. atomic_sub(count, &q->nr_buf_used);
  438. break;
  439. case SLSB_CU_INPUT_EMPTY:
  440. case SLSB_P_INPUT_NOT_INIT:
  441. case SLSB_P_INPUT_ACK:
  442. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
  443. break;
  444. default:
  445. BUG();
  446. }
  447. out:
  448. return q->first_to_check;
  449. }
  450. int qdio_inbound_q_moved(struct qdio_q *q)
  451. {
  452. int bufnr;
  453. bufnr = get_inbound_buffer_frontier(q);
  454. if ((bufnr != q->last_move) || q->qdio_error) {
  455. q->last_move = bufnr;
  456. if (!need_siga_sync(q) && !pci_out_supported(q))
  457. q->u.in.timestamp = get_usecs();
  458. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in moved");
  459. return 1;
  460. } else
  461. return 0;
  462. }
  463. static int qdio_inbound_q_done(struct qdio_q *q)
  464. {
  465. unsigned char state = 0;
  466. if (!atomic_read(&q->nr_buf_used))
  467. return 1;
  468. /*
  469. * We need that one for synchronization with the adapter, as it
  470. * does a kind of PCI avoidance.
  471. */
  472. qdio_siga_sync_q(q);
  473. get_buf_state(q, q->first_to_check, &state, 0);
  474. if (state == SLSB_P_INPUT_PRIMED)
  475. /* we got something to do */
  476. return 0;
  477. /* on VM, we don't poll, so the q is always done here */
  478. if (need_siga_sync(q) || pci_out_supported(q))
  479. return 1;
  480. /*
  481. * At this point we know, that inbound first_to_check
  482. * has (probably) not moved (see qdio_inbound_processing).
  483. */
  484. if (get_usecs() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
  485. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%3d",
  486. q->first_to_check);
  487. return 1;
  488. } else {
  489. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in notd:%3d",
  490. q->first_to_check);
  491. return 0;
  492. }
  493. }
  494. void qdio_kick_handler(struct qdio_q *q)
  495. {
  496. int start = q->first_to_kick;
  497. int end = q->first_to_check;
  498. int count;
  499. if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
  500. return;
  501. count = sub_buf(end, start);
  502. if (q->is_input_q) {
  503. qdio_perf_stat_inc(&perf_stats.inbound_handler);
  504. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%3d c:%3d", start, count);
  505. } else {
  506. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: nr:%1d", q->nr);
  507. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "s:%3d c:%3d", start, count);
  508. }
  509. q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
  510. q->irq_ptr->int_parm);
  511. /* for the next time */
  512. q->first_to_kick = end;
  513. q->qdio_error = 0;
  514. }
  515. static void __qdio_inbound_processing(struct qdio_q *q)
  516. {
  517. qdio_perf_stat_inc(&perf_stats.tasklet_inbound);
  518. again:
  519. if (!qdio_inbound_q_moved(q))
  520. return;
  521. qdio_kick_handler(q);
  522. if (!qdio_inbound_q_done(q))
  523. /* means poll time is not yet over */
  524. goto again;
  525. qdio_stop_polling(q);
  526. /*
  527. * We need to check again to not lose initiative after
  528. * resetting the ACK state.
  529. */
  530. if (!qdio_inbound_q_done(q))
  531. goto again;
  532. }
  533. /* inbound tasklet */
  534. void qdio_inbound_processing(unsigned long data)
  535. {
  536. struct qdio_q *q = (struct qdio_q *)data;
  537. __qdio_inbound_processing(q);
  538. }
  539. static int get_outbound_buffer_frontier(struct qdio_q *q)
  540. {
  541. int count, stop;
  542. unsigned char state;
  543. if (((queue_type(q) != QDIO_IQDIO_QFMT) && !pci_out_supported(q)) ||
  544. (queue_type(q) == QDIO_IQDIO_QFMT && multicast_outbound(q)))
  545. qdio_siga_sync_q(q);
  546. /*
  547. * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
  548. * would return 0.
  549. */
  550. count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
  551. stop = add_buf(q->first_to_check, count);
  552. /* need to set count to 1 for non-qebsm */
  553. if (!is_qebsm(q))
  554. count = 1;
  555. check_next:
  556. if (q->first_to_check == stop)
  557. return q->first_to_check;
  558. count = get_buf_states(q, q->first_to_check, &state, count, 0);
  559. if (!count)
  560. return q->first_to_check;
  561. switch (state) {
  562. case SLSB_P_OUTPUT_EMPTY:
  563. /* the adapter got it */
  564. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out empty:%1d %3d", q->nr, count);
  565. atomic_sub(count, &q->nr_buf_used);
  566. q->first_to_check = add_buf(q->first_to_check, count);
  567. /*
  568. * We fetch all buffer states at once. get_buf_states may
  569. * return count < stop. For QEBSM we do not loop.
  570. */
  571. if (is_qebsm(q))
  572. break;
  573. goto check_next;
  574. case SLSB_P_OUTPUT_ERROR:
  575. announce_buffer_error(q, count);
  576. /* process the buffer, the upper layer will take care of it */
  577. q->first_to_check = add_buf(q->first_to_check, count);
  578. atomic_sub(count, &q->nr_buf_used);
  579. break;
  580. case SLSB_CU_OUTPUT_PRIMED:
  581. /* the adapter has not fetched the output yet */
  582. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d", q->nr);
  583. break;
  584. case SLSB_P_OUTPUT_NOT_INIT:
  585. case SLSB_P_OUTPUT_HALTED:
  586. break;
  587. default:
  588. BUG();
  589. }
  590. return q->first_to_check;
  591. }
  592. /* all buffers processed? */
  593. static inline int qdio_outbound_q_done(struct qdio_q *q)
  594. {
  595. return atomic_read(&q->nr_buf_used) == 0;
  596. }
  597. static inline int qdio_outbound_q_moved(struct qdio_q *q)
  598. {
  599. int bufnr;
  600. bufnr = get_outbound_buffer_frontier(q);
  601. if ((bufnr != q->last_move) || q->qdio_error) {
  602. q->last_move = bufnr;
  603. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
  604. return 1;
  605. } else
  606. return 0;
  607. }
  608. static int qdio_kick_outbound_q(struct qdio_q *q)
  609. {
  610. unsigned int busy_bit;
  611. int cc;
  612. if (!need_siga_out(q))
  613. return 0;
  614. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
  615. qdio_perf_stat_inc(&perf_stats.siga_out);
  616. cc = qdio_siga_output(q, &busy_bit);
  617. switch (cc) {
  618. case 0:
  619. break;
  620. case 2:
  621. if (busy_bit) {
  622. DBF_ERROR("%4x cc2 REP:%1d", SCH_NO(q), q->nr);
  623. cc |= QDIO_ERROR_SIGA_BUSY;
  624. } else
  625. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
  626. break;
  627. case 1:
  628. case 3:
  629. DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
  630. break;
  631. }
  632. return cc;
  633. }
  634. static void __qdio_outbound_processing(struct qdio_q *q)
  635. {
  636. qdio_perf_stat_inc(&perf_stats.tasklet_outbound);
  637. BUG_ON(atomic_read(&q->nr_buf_used) < 0);
  638. if (qdio_outbound_q_moved(q))
  639. qdio_kick_handler(q);
  640. if (queue_type(q) == QDIO_ZFCP_QFMT)
  641. if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
  642. goto sched;
  643. /* bail out for HiperSockets unicast queues */
  644. if (queue_type(q) == QDIO_IQDIO_QFMT && !multicast_outbound(q))
  645. return;
  646. if ((queue_type(q) == QDIO_IQDIO_QFMT) &&
  647. (atomic_read(&q->nr_buf_used)) > QDIO_IQDIO_POLL_LVL)
  648. goto sched;
  649. if (q->u.out.pci_out_enabled)
  650. return;
  651. /*
  652. * Now we know that queue type is either qeth without pci enabled
  653. * or HiperSockets multicast. Make sure buffer switch from PRIMED to
  654. * EMPTY is noticed and outbound_handler is called after some time.
  655. */
  656. if (qdio_outbound_q_done(q))
  657. del_timer(&q->u.out.timer);
  658. else {
  659. if (!timer_pending(&q->u.out.timer)) {
  660. mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
  661. qdio_perf_stat_inc(&perf_stats.debug_tl_out_timer);
  662. }
  663. }
  664. return;
  665. sched:
  666. if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  667. return;
  668. tasklet_schedule(&q->tasklet);
  669. }
  670. /* outbound tasklet */
  671. void qdio_outbound_processing(unsigned long data)
  672. {
  673. struct qdio_q *q = (struct qdio_q *)data;
  674. __qdio_outbound_processing(q);
  675. }
  676. void qdio_outbound_timer(unsigned long data)
  677. {
  678. struct qdio_q *q = (struct qdio_q *)data;
  679. if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  680. return;
  681. tasklet_schedule(&q->tasklet);
  682. }
  683. /* called from thinint inbound tasklet */
  684. void qdio_check_outbound_after_thinint(struct qdio_q *q)
  685. {
  686. struct qdio_q *out;
  687. int i;
  688. if (!pci_out_supported(q))
  689. return;
  690. for_each_output_queue(q->irq_ptr, out, i)
  691. if (!qdio_outbound_q_done(out))
  692. tasklet_schedule(&out->tasklet);
  693. }
  694. static inline void qdio_set_state(struct qdio_irq *irq_ptr,
  695. enum qdio_irq_states state)
  696. {
  697. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
  698. irq_ptr->state = state;
  699. mb();
  700. }
  701. static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
  702. {
  703. if (irb->esw.esw0.erw.cons) {
  704. DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
  705. DBF_ERROR_HEX(irb, 64);
  706. DBF_ERROR_HEX(irb->ecw, 64);
  707. }
  708. }
  709. /* PCI interrupt handler */
  710. static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
  711. {
  712. int i;
  713. struct qdio_q *q;
  714. if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
  715. return;
  716. qdio_perf_stat_inc(&perf_stats.pci_int);
  717. for_each_input_queue(irq_ptr, q, i)
  718. tasklet_schedule(&q->tasklet);
  719. if (!(irq_ptr->qib.ac & QIB_AC_OUTBOUND_PCI_SUPPORTED))
  720. return;
  721. for_each_output_queue(irq_ptr, q, i) {
  722. if (qdio_outbound_q_done(q))
  723. continue;
  724. if (!siga_syncs_out_pci(q))
  725. qdio_siga_sync_q(q);
  726. tasklet_schedule(&q->tasklet);
  727. }
  728. }
  729. static void qdio_handle_activate_check(struct ccw_device *cdev,
  730. unsigned long intparm, int cstat, int dstat)
  731. {
  732. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  733. struct qdio_q *q;
  734. DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
  735. DBF_ERROR("intp :%lx", intparm);
  736. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  737. if (irq_ptr->nr_input_qs) {
  738. q = irq_ptr->input_qs[0];
  739. } else if (irq_ptr->nr_output_qs) {
  740. q = irq_ptr->output_qs[0];
  741. } else {
  742. dump_stack();
  743. goto no_handler;
  744. }
  745. q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
  746. 0, -1, -1, irq_ptr->int_parm);
  747. no_handler:
  748. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  749. }
  750. static int qdio_establish_check_errors(struct ccw_device *cdev, int cstat,
  751. int dstat)
  752. {
  753. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  754. if (cstat || (dstat & ~(DEV_STAT_CHN_END | DEV_STAT_DEV_END))) {
  755. DBF_ERROR("EQ:ck con");
  756. goto error;
  757. }
  758. if (!(dstat & DEV_STAT_DEV_END)) {
  759. DBF_ERROR("EQ:no dev");
  760. goto error;
  761. }
  762. if (dstat & ~(DEV_STAT_CHN_END | DEV_STAT_DEV_END)) {
  763. DBF_ERROR("EQ: bad io");
  764. goto error;
  765. }
  766. return 0;
  767. error:
  768. DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
  769. DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
  770. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  771. return 1;
  772. }
  773. static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
  774. int dstat)
  775. {
  776. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  777. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
  778. if (!qdio_establish_check_errors(cdev, cstat, dstat))
  779. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
  780. }
  781. /* qdio interrupt handler */
  782. void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
  783. struct irb *irb)
  784. {
  785. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  786. int cstat, dstat;
  787. qdio_perf_stat_inc(&perf_stats.qdio_int);
  788. if (!intparm || !irq_ptr) {
  789. DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
  790. return;
  791. }
  792. if (IS_ERR(irb)) {
  793. switch (PTR_ERR(irb)) {
  794. case -EIO:
  795. DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
  796. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  797. wake_up(&cdev->private->wait_q);
  798. return;
  799. default:
  800. WARN_ON(1);
  801. return;
  802. }
  803. }
  804. qdio_irq_check_sense(irq_ptr, irb);
  805. cstat = irb->scsw.cmd.cstat;
  806. dstat = irb->scsw.cmd.dstat;
  807. switch (irq_ptr->state) {
  808. case QDIO_IRQ_STATE_INACTIVE:
  809. qdio_establish_handle_irq(cdev, cstat, dstat);
  810. break;
  811. case QDIO_IRQ_STATE_CLEANUP:
  812. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  813. break;
  814. case QDIO_IRQ_STATE_ESTABLISHED:
  815. case QDIO_IRQ_STATE_ACTIVE:
  816. if (cstat & SCHN_STAT_PCI) {
  817. qdio_int_handler_pci(irq_ptr);
  818. return;
  819. }
  820. if ((cstat & ~SCHN_STAT_PCI) || dstat) {
  821. qdio_handle_activate_check(cdev, intparm, cstat,
  822. dstat);
  823. break;
  824. }
  825. default:
  826. WARN_ON(1);
  827. }
  828. wake_up(&cdev->private->wait_q);
  829. }
  830. /**
  831. * qdio_get_ssqd_desc - get qdio subchannel description
  832. * @cdev: ccw device to get description for
  833. * @data: where to store the ssqd
  834. *
  835. * Returns 0 or an error code. The results of the chsc are stored in the
  836. * specified structure.
  837. */
  838. int qdio_get_ssqd_desc(struct ccw_device *cdev,
  839. struct qdio_ssqd_desc *data)
  840. {
  841. if (!cdev || !cdev->private)
  842. return -EINVAL;
  843. DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
  844. return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
  845. }
  846. EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
  847. /**
  848. * qdio_cleanup - shutdown queues and free data structures
  849. * @cdev: associated ccw device
  850. * @how: use halt or clear to shutdown
  851. *
  852. * This function calls qdio_shutdown() for @cdev with method @how.
  853. * and qdio_free(). The qdio_free() return value is ignored since
  854. * !irq_ptr is already checked.
  855. */
  856. int qdio_cleanup(struct ccw_device *cdev, int how)
  857. {
  858. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  859. int rc;
  860. if (!irq_ptr)
  861. return -ENODEV;
  862. rc = qdio_shutdown(cdev, how);
  863. qdio_free(cdev);
  864. return rc;
  865. }
  866. EXPORT_SYMBOL_GPL(qdio_cleanup);
  867. static void qdio_shutdown_queues(struct ccw_device *cdev)
  868. {
  869. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  870. struct qdio_q *q;
  871. int i;
  872. for_each_input_queue(irq_ptr, q, i)
  873. tasklet_kill(&q->tasklet);
  874. for_each_output_queue(irq_ptr, q, i) {
  875. del_timer(&q->u.out.timer);
  876. tasklet_kill(&q->tasklet);
  877. }
  878. }
  879. /**
  880. * qdio_shutdown - shut down a qdio subchannel
  881. * @cdev: associated ccw device
  882. * @how: use halt or clear to shutdown
  883. */
  884. int qdio_shutdown(struct ccw_device *cdev, int how)
  885. {
  886. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  887. int rc;
  888. unsigned long flags;
  889. if (!irq_ptr)
  890. return -ENODEV;
  891. BUG_ON(irqs_disabled());
  892. DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
  893. mutex_lock(&irq_ptr->setup_mutex);
  894. /*
  895. * Subchannel was already shot down. We cannot prevent being called
  896. * twice since cio may trigger a shutdown asynchronously.
  897. */
  898. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  899. mutex_unlock(&irq_ptr->setup_mutex);
  900. return 0;
  901. }
  902. /*
  903. * Indicate that the device is going down. Scheduling the queue
  904. * tasklets is forbidden from here on.
  905. */
  906. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  907. tiqdio_remove_input_queues(irq_ptr);
  908. qdio_shutdown_queues(cdev);
  909. qdio_shutdown_debug_entries(irq_ptr, cdev);
  910. /* cleanup subchannel */
  911. spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
  912. if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
  913. rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
  914. else
  915. /* default behaviour is halt */
  916. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  917. if (rc) {
  918. DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
  919. DBF_ERROR("rc:%4d", rc);
  920. goto no_cleanup;
  921. }
  922. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
  923. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  924. wait_event_interruptible_timeout(cdev->private->wait_q,
  925. irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
  926. irq_ptr->state == QDIO_IRQ_STATE_ERR,
  927. 10 * HZ);
  928. spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
  929. no_cleanup:
  930. qdio_shutdown_thinint(irq_ptr);
  931. /* restore interrupt handler */
  932. if ((void *)cdev->handler == (void *)qdio_int_handler)
  933. cdev->handler = irq_ptr->orig_handler;
  934. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  935. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  936. mutex_unlock(&irq_ptr->setup_mutex);
  937. if (rc)
  938. return rc;
  939. return 0;
  940. }
  941. EXPORT_SYMBOL_GPL(qdio_shutdown);
  942. /**
  943. * qdio_free - free data structures for a qdio subchannel
  944. * @cdev: associated ccw device
  945. */
  946. int qdio_free(struct ccw_device *cdev)
  947. {
  948. struct qdio_irq *irq_ptr = cdev->private->qdio_data;
  949. if (!irq_ptr)
  950. return -ENODEV;
  951. DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
  952. mutex_lock(&irq_ptr->setup_mutex);
  953. if (irq_ptr->debug_area != NULL) {
  954. debug_unregister(irq_ptr->debug_area);
  955. irq_ptr->debug_area = NULL;
  956. }
  957. cdev->private->qdio_data = NULL;
  958. mutex_unlock(&irq_ptr->setup_mutex);
  959. qdio_release_memory(irq_ptr);
  960. return 0;
  961. }
  962. EXPORT_SYMBOL_GPL(qdio_free);
  963. /**
  964. * qdio_initialize - allocate and establish queues for a qdio subchannel
  965. * @init_data: initialization data
  966. *
  967. * This function first allocates queues via qdio_allocate() and on success
  968. * establishes them via qdio_establish().
  969. */
  970. int qdio_initialize(struct qdio_initialize *init_data)
  971. {
  972. int rc;
  973. rc = qdio_allocate(init_data);
  974. if (rc)
  975. return rc;
  976. rc = qdio_establish(init_data);
  977. if (rc)
  978. qdio_free(init_data->cdev);
  979. return rc;
  980. }
  981. EXPORT_SYMBOL_GPL(qdio_initialize);
  982. /**
  983. * qdio_allocate - allocate qdio queues and associated data
  984. * @init_data: initialization data
  985. */
  986. int qdio_allocate(struct qdio_initialize *init_data)
  987. {
  988. struct qdio_irq *irq_ptr;
  989. DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
  990. if ((init_data->no_input_qs && !init_data->input_handler) ||
  991. (init_data->no_output_qs && !init_data->output_handler))
  992. return -EINVAL;
  993. if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
  994. (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
  995. return -EINVAL;
  996. if ((!init_data->input_sbal_addr_array) ||
  997. (!init_data->output_sbal_addr_array))
  998. return -EINVAL;
  999. /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
  1000. irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  1001. if (!irq_ptr)
  1002. goto out_err;
  1003. mutex_init(&irq_ptr->setup_mutex);
  1004. qdio_allocate_dbf(init_data, irq_ptr);
  1005. /*
  1006. * Allocate a page for the chsc calls in qdio_establish.
  1007. * Must be pre-allocated since a zfcp recovery will call
  1008. * qdio_establish. In case of low memory and swap on a zfcp disk
  1009. * we may not be able to allocate memory otherwise.
  1010. */
  1011. irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
  1012. if (!irq_ptr->chsc_page)
  1013. goto out_rel;
  1014. /* qdr is used in ccw1.cda which is u32 */
  1015. irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  1016. if (!irq_ptr->qdr)
  1017. goto out_rel;
  1018. WARN_ON((unsigned long)irq_ptr->qdr & 0xfff);
  1019. if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
  1020. init_data->no_output_qs))
  1021. goto out_rel;
  1022. init_data->cdev->private->qdio_data = irq_ptr;
  1023. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1024. return 0;
  1025. out_rel:
  1026. qdio_release_memory(irq_ptr);
  1027. out_err:
  1028. return -ENOMEM;
  1029. }
  1030. EXPORT_SYMBOL_GPL(qdio_allocate);
  1031. /**
  1032. * qdio_establish - establish queues on a qdio subchannel
  1033. * @init_data: initialization data
  1034. */
  1035. int qdio_establish(struct qdio_initialize *init_data)
  1036. {
  1037. struct qdio_irq *irq_ptr;
  1038. struct ccw_device *cdev = init_data->cdev;
  1039. unsigned long saveflags;
  1040. int rc;
  1041. DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
  1042. irq_ptr = cdev->private->qdio_data;
  1043. if (!irq_ptr)
  1044. return -ENODEV;
  1045. if (cdev->private->state != DEV_STATE_ONLINE)
  1046. return -EINVAL;
  1047. mutex_lock(&irq_ptr->setup_mutex);
  1048. qdio_setup_irq(init_data);
  1049. rc = qdio_establish_thinint(irq_ptr);
  1050. if (rc) {
  1051. mutex_unlock(&irq_ptr->setup_mutex);
  1052. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1053. return rc;
  1054. }
  1055. /* establish q */
  1056. irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
  1057. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1058. irq_ptr->ccw.count = irq_ptr->equeue.count;
  1059. irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
  1060. spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
  1061. ccw_device_set_options_mask(cdev, 0);
  1062. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
  1063. if (rc) {
  1064. DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
  1065. DBF_ERROR("rc:%4x", rc);
  1066. }
  1067. spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
  1068. if (rc) {
  1069. mutex_unlock(&irq_ptr->setup_mutex);
  1070. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1071. return rc;
  1072. }
  1073. wait_event_interruptible_timeout(cdev->private->wait_q,
  1074. irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
  1075. irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
  1076. if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
  1077. mutex_unlock(&irq_ptr->setup_mutex);
  1078. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1079. return -EIO;
  1080. }
  1081. qdio_setup_ssqd_info(irq_ptr);
  1082. DBF_EVENT("qDmmwc:%2x", irq_ptr->ssqd_desc.mmwc);
  1083. DBF_EVENT("qib ac:%4x", irq_ptr->qib.ac);
  1084. /* qebsm is now setup if available, initialize buffer states */
  1085. qdio_init_buf_states(irq_ptr);
  1086. mutex_unlock(&irq_ptr->setup_mutex);
  1087. qdio_print_subchannel_info(irq_ptr, cdev);
  1088. qdio_setup_debug_entries(irq_ptr, cdev);
  1089. return 0;
  1090. }
  1091. EXPORT_SYMBOL_GPL(qdio_establish);
  1092. /**
  1093. * qdio_activate - activate queues on a qdio subchannel
  1094. * @cdev: associated cdev
  1095. */
  1096. int qdio_activate(struct ccw_device *cdev)
  1097. {
  1098. struct qdio_irq *irq_ptr;
  1099. int rc;
  1100. unsigned long saveflags;
  1101. DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
  1102. irq_ptr = cdev->private->qdio_data;
  1103. if (!irq_ptr)
  1104. return -ENODEV;
  1105. if (cdev->private->state != DEV_STATE_ONLINE)
  1106. return -EINVAL;
  1107. mutex_lock(&irq_ptr->setup_mutex);
  1108. if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
  1109. rc = -EBUSY;
  1110. goto out;
  1111. }
  1112. irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
  1113. irq_ptr->ccw.flags = CCW_FLAG_SLI;
  1114. irq_ptr->ccw.count = irq_ptr->aqueue.count;
  1115. irq_ptr->ccw.cda = 0;
  1116. spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
  1117. ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
  1118. rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
  1119. 0, DOIO_DENY_PREFETCH);
  1120. if (rc) {
  1121. DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
  1122. DBF_ERROR("rc:%4x", rc);
  1123. }
  1124. spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
  1125. if (rc)
  1126. goto out;
  1127. if (is_thinint_irq(irq_ptr))
  1128. tiqdio_add_input_queues(irq_ptr);
  1129. /* wait for subchannel to become active */
  1130. msleep(5);
  1131. switch (irq_ptr->state) {
  1132. case QDIO_IRQ_STATE_STOPPED:
  1133. case QDIO_IRQ_STATE_ERR:
  1134. rc = -EIO;
  1135. break;
  1136. default:
  1137. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
  1138. rc = 0;
  1139. }
  1140. out:
  1141. mutex_unlock(&irq_ptr->setup_mutex);
  1142. return rc;
  1143. }
  1144. EXPORT_SYMBOL_GPL(qdio_activate);
  1145. static inline int buf_in_between(int bufnr, int start, int count)
  1146. {
  1147. int end = add_buf(start, count);
  1148. if (end > start) {
  1149. if (bufnr >= start && bufnr < end)
  1150. return 1;
  1151. else
  1152. return 0;
  1153. }
  1154. /* wrap-around case */
  1155. if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
  1156. (bufnr < end))
  1157. return 1;
  1158. else
  1159. return 0;
  1160. }
  1161. /**
  1162. * handle_inbound - reset processed input buffers
  1163. * @q: queue containing the buffers
  1164. * @callflags: flags
  1165. * @bufnr: first buffer to process
  1166. * @count: how many buffers are emptied
  1167. */
  1168. static int handle_inbound(struct qdio_q *q, unsigned int callflags,
  1169. int bufnr, int count)
  1170. {
  1171. int used, diff;
  1172. if (!q->u.in.polling)
  1173. goto set;
  1174. /* protect against stop polling setting an ACK for an emptied slsb */
  1175. if (count == QDIO_MAX_BUFFERS_PER_Q) {
  1176. /* overwriting everything, just delete polling status */
  1177. q->u.in.polling = 0;
  1178. q->u.in.ack_count = 0;
  1179. goto set;
  1180. } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
  1181. if (is_qebsm(q)) {
  1182. /* partial overwrite, just update ack_start */
  1183. diff = add_buf(bufnr, count);
  1184. diff = sub_buf(diff, q->u.in.ack_start);
  1185. q->u.in.ack_count -= diff;
  1186. if (q->u.in.ack_count <= 0) {
  1187. q->u.in.polling = 0;
  1188. q->u.in.ack_count = 0;
  1189. goto set;
  1190. }
  1191. q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
  1192. }
  1193. else
  1194. /* the only ACK will be deleted, so stop polling */
  1195. q->u.in.polling = 0;
  1196. }
  1197. set:
  1198. count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
  1199. used = atomic_add_return(count, &q->nr_buf_used) - count;
  1200. BUG_ON(used + count > QDIO_MAX_BUFFERS_PER_Q);
  1201. /* no need to signal as long as the adapter had free buffers */
  1202. if (used)
  1203. return 0;
  1204. if (need_siga_in(q))
  1205. return qdio_siga_input(q);
  1206. return 0;
  1207. }
  1208. /**
  1209. * handle_outbound - process filled outbound buffers
  1210. * @q: queue containing the buffers
  1211. * @callflags: flags
  1212. * @bufnr: first buffer to process
  1213. * @count: how many buffers are filled
  1214. */
  1215. static int handle_outbound(struct qdio_q *q, unsigned int callflags,
  1216. int bufnr, int count)
  1217. {
  1218. unsigned char state;
  1219. int used, rc = 0;
  1220. qdio_perf_stat_inc(&perf_stats.outbound_handler);
  1221. count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
  1222. used = atomic_add_return(count, &q->nr_buf_used);
  1223. BUG_ON(used > QDIO_MAX_BUFFERS_PER_Q);
  1224. if (callflags & QDIO_FLAG_PCI_OUT)
  1225. q->u.out.pci_out_enabled = 1;
  1226. else
  1227. q->u.out.pci_out_enabled = 0;
  1228. if (queue_type(q) == QDIO_IQDIO_QFMT) {
  1229. if (multicast_outbound(q))
  1230. rc = qdio_kick_outbound_q(q);
  1231. else
  1232. if ((q->irq_ptr->ssqd_desc.mmwc > 1) &&
  1233. (count > 1) &&
  1234. (count <= q->irq_ptr->ssqd_desc.mmwc)) {
  1235. /* exploit enhanced SIGA */
  1236. q->u.out.use_enh_siga = 1;
  1237. rc = qdio_kick_outbound_q(q);
  1238. } else {
  1239. /*
  1240. * One siga-w per buffer required for unicast
  1241. * HiperSockets.
  1242. */
  1243. q->u.out.use_enh_siga = 0;
  1244. while (count--) {
  1245. rc = qdio_kick_outbound_q(q);
  1246. if (rc)
  1247. goto out;
  1248. }
  1249. }
  1250. goto out;
  1251. }
  1252. if (need_siga_sync(q)) {
  1253. qdio_siga_sync_q(q);
  1254. goto out;
  1255. }
  1256. /* try to fast requeue buffers */
  1257. get_buf_state(q, prev_buf(bufnr), &state, 0);
  1258. if (state != SLSB_CU_OUTPUT_PRIMED)
  1259. rc = qdio_kick_outbound_q(q);
  1260. else {
  1261. DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "fast-req");
  1262. qdio_perf_stat_inc(&perf_stats.fast_requeue);
  1263. }
  1264. out:
  1265. tasklet_schedule(&q->tasklet);
  1266. return rc;
  1267. }
  1268. /**
  1269. * do_QDIO - process input or output buffers
  1270. * @cdev: associated ccw_device for the qdio subchannel
  1271. * @callflags: input or output and special flags from the program
  1272. * @q_nr: queue number
  1273. * @bufnr: buffer number
  1274. * @count: how many buffers to process
  1275. */
  1276. int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
  1277. int q_nr, int bufnr, int count)
  1278. {
  1279. struct qdio_irq *irq_ptr;
  1280. if ((bufnr > QDIO_MAX_BUFFERS_PER_Q) ||
  1281. (count > QDIO_MAX_BUFFERS_PER_Q) ||
  1282. (q_nr > QDIO_MAX_QUEUES_PER_IRQ))
  1283. return -EINVAL;
  1284. if (!count)
  1285. return 0;
  1286. irq_ptr = cdev->private->qdio_data;
  1287. if (!irq_ptr)
  1288. return -ENODEV;
  1289. if (callflags & QDIO_FLAG_SYNC_INPUT)
  1290. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO input");
  1291. else
  1292. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "doQDIO output");
  1293. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "q:%1d flag:%4x", q_nr, callflags);
  1294. DBF_DEV_EVENT(DBF_INFO, irq_ptr, "buf:%2d cnt:%3d", bufnr, count);
  1295. if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
  1296. return -EBUSY;
  1297. if (callflags & QDIO_FLAG_SYNC_INPUT)
  1298. return handle_inbound(irq_ptr->input_qs[q_nr],
  1299. callflags, bufnr, count);
  1300. else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
  1301. return handle_outbound(irq_ptr->output_qs[q_nr],
  1302. callflags, bufnr, count);
  1303. return -EINVAL;
  1304. }
  1305. EXPORT_SYMBOL_GPL(do_QDIO);
  1306. static int __init init_QDIO(void)
  1307. {
  1308. int rc;
  1309. rc = qdio_setup_init();
  1310. if (rc)
  1311. return rc;
  1312. rc = tiqdio_allocate_memory();
  1313. if (rc)
  1314. goto out_cache;
  1315. rc = qdio_debug_init();
  1316. if (rc)
  1317. goto out_ti;
  1318. rc = qdio_setup_perf_stats();
  1319. if (rc)
  1320. goto out_debug;
  1321. rc = tiqdio_register_thinints();
  1322. if (rc)
  1323. goto out_perf;
  1324. return 0;
  1325. out_perf:
  1326. qdio_remove_perf_stats();
  1327. out_debug:
  1328. qdio_debug_exit();
  1329. out_ti:
  1330. tiqdio_free_memory();
  1331. out_cache:
  1332. qdio_setup_exit();
  1333. return rc;
  1334. }
  1335. static void __exit exit_QDIO(void)
  1336. {
  1337. tiqdio_unregister_thinints();
  1338. tiqdio_free_memory();
  1339. qdio_remove_perf_stats();
  1340. qdio_debug_exit();
  1341. qdio_setup_exit();
  1342. }
  1343. module_init(init_QDIO);
  1344. module_exit(exit_QDIO);