en_rx.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079
  1. /*
  2. * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. */
  33. #include <linux/mlx4/cq.h>
  34. #include <linux/mlx4/qp.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/if_ether.h>
  37. #include <linux/if_vlan.h>
  38. #include <linux/vmalloc.h>
  39. #include "mlx4_en.h"
  40. static void *get_wqe(struct mlx4_en_rx_ring *ring, int n)
  41. {
  42. int offset = n << ring->srq.wqe_shift;
  43. return ring->buf + offset;
  44. }
  45. static void mlx4_en_srq_event(struct mlx4_srq *srq, enum mlx4_event type)
  46. {
  47. return;
  48. }
  49. static int mlx4_en_get_frag_header(struct skb_frag_struct *frags, void **mac_hdr,
  50. void **ip_hdr, void **tcpudp_hdr,
  51. u64 *hdr_flags, void *priv)
  52. {
  53. *mac_hdr = page_address(frags->page) + frags->page_offset;
  54. *ip_hdr = *mac_hdr + ETH_HLEN;
  55. *tcpudp_hdr = (struct tcphdr *)(*ip_hdr + sizeof(struct iphdr));
  56. *hdr_flags = LRO_IPV4 | LRO_TCP;
  57. return 0;
  58. }
  59. static int mlx4_en_alloc_frag(struct mlx4_en_priv *priv,
  60. struct mlx4_en_rx_desc *rx_desc,
  61. struct skb_frag_struct *skb_frags,
  62. struct mlx4_en_rx_alloc *ring_alloc,
  63. int i)
  64. {
  65. struct mlx4_en_dev *mdev = priv->mdev;
  66. struct mlx4_en_frag_info *frag_info = &priv->frag_info[i];
  67. struct mlx4_en_rx_alloc *page_alloc = &ring_alloc[i];
  68. struct page *page;
  69. dma_addr_t dma;
  70. if (page_alloc->offset == frag_info->last_offset) {
  71. /* Allocate new page */
  72. page = alloc_pages(GFP_ATOMIC | __GFP_COMP, MLX4_EN_ALLOC_ORDER);
  73. if (!page)
  74. return -ENOMEM;
  75. skb_frags[i].page = page_alloc->page;
  76. skb_frags[i].page_offset = page_alloc->offset;
  77. page_alloc->page = page;
  78. page_alloc->offset = frag_info->frag_align;
  79. } else {
  80. page = page_alloc->page;
  81. get_page(page);
  82. skb_frags[i].page = page;
  83. skb_frags[i].page_offset = page_alloc->offset;
  84. page_alloc->offset += frag_info->frag_stride;
  85. }
  86. dma = pci_map_single(mdev->pdev, page_address(skb_frags[i].page) +
  87. skb_frags[i].page_offset, frag_info->frag_size,
  88. PCI_DMA_FROMDEVICE);
  89. rx_desc->data[i].addr = cpu_to_be64(dma);
  90. return 0;
  91. }
  92. static int mlx4_en_init_allocator(struct mlx4_en_priv *priv,
  93. struct mlx4_en_rx_ring *ring)
  94. {
  95. struct mlx4_en_rx_alloc *page_alloc;
  96. int i;
  97. for (i = 0; i < priv->num_frags; i++) {
  98. page_alloc = &ring->page_alloc[i];
  99. page_alloc->page = alloc_pages(GFP_ATOMIC | __GFP_COMP,
  100. MLX4_EN_ALLOC_ORDER);
  101. if (!page_alloc->page)
  102. goto out;
  103. page_alloc->offset = priv->frag_info[i].frag_align;
  104. mlx4_dbg(DRV, priv, "Initialized allocator:%d with page:%p\n",
  105. i, page_alloc->page);
  106. }
  107. return 0;
  108. out:
  109. while (i--) {
  110. page_alloc = &ring->page_alloc[i];
  111. put_page(page_alloc->page);
  112. page_alloc->page = NULL;
  113. }
  114. return -ENOMEM;
  115. }
  116. static void mlx4_en_destroy_allocator(struct mlx4_en_priv *priv,
  117. struct mlx4_en_rx_ring *ring)
  118. {
  119. struct mlx4_en_rx_alloc *page_alloc;
  120. int i;
  121. for (i = 0; i < priv->num_frags; i++) {
  122. page_alloc = &ring->page_alloc[i];
  123. mlx4_dbg(DRV, priv, "Freeing allocator:%d count:%d\n",
  124. i, page_count(page_alloc->page));
  125. put_page(page_alloc->page);
  126. page_alloc->page = NULL;
  127. }
  128. }
  129. static void mlx4_en_init_rx_desc(struct mlx4_en_priv *priv,
  130. struct mlx4_en_rx_ring *ring, int index)
  131. {
  132. struct mlx4_en_rx_desc *rx_desc = ring->buf + ring->stride * index;
  133. struct skb_frag_struct *skb_frags = ring->rx_info +
  134. (index << priv->log_rx_info);
  135. int possible_frags;
  136. int i;
  137. /* Pre-link descriptor */
  138. rx_desc->next.next_wqe_index = cpu_to_be16((index + 1) & ring->size_mask);
  139. /* Set size and memtype fields */
  140. for (i = 0; i < priv->num_frags; i++) {
  141. skb_frags[i].size = priv->frag_info[i].frag_size;
  142. rx_desc->data[i].byte_count =
  143. cpu_to_be32(priv->frag_info[i].frag_size);
  144. rx_desc->data[i].lkey = cpu_to_be32(priv->mdev->mr.key);
  145. }
  146. /* If the number of used fragments does not fill up the ring stride,
  147. * remaining (unused) fragments must be padded with null address/size
  148. * and a special memory key */
  149. possible_frags = (ring->stride - sizeof(struct mlx4_en_rx_desc)) / DS_SIZE;
  150. for (i = priv->num_frags; i < possible_frags; i++) {
  151. rx_desc->data[i].byte_count = 0;
  152. rx_desc->data[i].lkey = cpu_to_be32(MLX4_EN_MEMTYPE_PAD);
  153. rx_desc->data[i].addr = 0;
  154. }
  155. }
  156. static int mlx4_en_prepare_rx_desc(struct mlx4_en_priv *priv,
  157. struct mlx4_en_rx_ring *ring, int index)
  158. {
  159. struct mlx4_en_rx_desc *rx_desc = ring->buf + (index * ring->stride);
  160. struct skb_frag_struct *skb_frags = ring->rx_info +
  161. (index << priv->log_rx_info);
  162. int i;
  163. for (i = 0; i < priv->num_frags; i++)
  164. if (mlx4_en_alloc_frag(priv, rx_desc, skb_frags, ring->page_alloc, i))
  165. goto err;
  166. return 0;
  167. err:
  168. while (i--)
  169. put_page(skb_frags[i].page);
  170. return -ENOMEM;
  171. }
  172. static inline void mlx4_en_update_rx_prod_db(struct mlx4_en_rx_ring *ring)
  173. {
  174. *ring->wqres.db.db = cpu_to_be32(ring->prod & 0xffff);
  175. }
  176. static int mlx4_en_fill_rx_buffers(struct mlx4_en_priv *priv)
  177. {
  178. struct mlx4_en_dev *mdev = priv->mdev;
  179. struct mlx4_en_rx_ring *ring;
  180. int ring_ind;
  181. int buf_ind;
  182. for (buf_ind = 0; buf_ind < priv->prof->rx_ring_size; buf_ind++) {
  183. for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) {
  184. ring = &priv->rx_ring[ring_ind];
  185. if (mlx4_en_prepare_rx_desc(priv, ring,
  186. ring->actual_size)) {
  187. if (ring->actual_size < MLX4_EN_MIN_RX_SIZE) {
  188. mlx4_err(mdev, "Failed to allocate "
  189. "enough rx buffers\n");
  190. return -ENOMEM;
  191. } else {
  192. if (netif_msg_rx_err(priv))
  193. mlx4_warn(mdev,
  194. "Only %d buffers allocated\n",
  195. ring->actual_size);
  196. goto out;
  197. }
  198. }
  199. ring->actual_size++;
  200. ring->prod++;
  201. }
  202. }
  203. out:
  204. return 0;
  205. }
  206. static int mlx4_en_fill_rx_buf(struct net_device *dev,
  207. struct mlx4_en_rx_ring *ring)
  208. {
  209. struct mlx4_en_priv *priv = netdev_priv(dev);
  210. int num = 0;
  211. int err;
  212. while ((u32) (ring->prod - ring->cons) < ring->actual_size) {
  213. err = mlx4_en_prepare_rx_desc(priv, ring, ring->prod &
  214. ring->size_mask);
  215. if (err) {
  216. if (netif_msg_rx_err(priv))
  217. mlx4_warn(priv->mdev,
  218. "Failed preparing rx descriptor\n");
  219. priv->port_stats.rx_alloc_failed++;
  220. break;
  221. }
  222. ++num;
  223. ++ring->prod;
  224. }
  225. if ((u32) (ring->prod - ring->cons) == ring->size)
  226. ring->full = 1;
  227. return num;
  228. }
  229. static void mlx4_en_free_rx_buf(struct mlx4_en_priv *priv,
  230. struct mlx4_en_rx_ring *ring)
  231. {
  232. struct mlx4_en_dev *mdev = priv->mdev;
  233. struct skb_frag_struct *skb_frags;
  234. struct mlx4_en_rx_desc *rx_desc;
  235. dma_addr_t dma;
  236. int index;
  237. int nr;
  238. mlx4_dbg(DRV, priv, "Freeing Rx buf - cons:%d prod:%d\n",
  239. ring->cons, ring->prod);
  240. /* Unmap and free Rx buffers */
  241. BUG_ON((u32) (ring->prod - ring->cons) > ring->size);
  242. while (ring->cons != ring->prod) {
  243. index = ring->cons & ring->size_mask;
  244. rx_desc = ring->buf + (index << ring->log_stride);
  245. skb_frags = ring->rx_info + (index << priv->log_rx_info);
  246. mlx4_dbg(DRV, priv, "Processing descriptor:%d\n", index);
  247. for (nr = 0; nr < priv->num_frags; nr++) {
  248. mlx4_dbg(DRV, priv, "Freeing fragment:%d\n", nr);
  249. dma = be64_to_cpu(rx_desc->data[nr].addr);
  250. mlx4_dbg(DRV, priv, "Unmaping buffer at dma:0x%llx\n", (u64) dma);
  251. pci_unmap_single(mdev->pdev, dma, skb_frags[nr].size,
  252. PCI_DMA_FROMDEVICE);
  253. put_page(skb_frags[nr].page);
  254. }
  255. ++ring->cons;
  256. }
  257. }
  258. void mlx4_en_rx_refill(struct work_struct *work)
  259. {
  260. struct delayed_work *delay = to_delayed_work(work);
  261. struct mlx4_en_priv *priv = container_of(delay, struct mlx4_en_priv,
  262. refill_task);
  263. struct mlx4_en_dev *mdev = priv->mdev;
  264. struct net_device *dev = priv->dev;
  265. struct mlx4_en_rx_ring *ring;
  266. int need_refill = 0;
  267. int i;
  268. mutex_lock(&mdev->state_lock);
  269. if (!mdev->device_up || !priv->port_up)
  270. goto out;
  271. /* We only get here if there are no receive buffers, so we can't race
  272. * with Rx interrupts while filling buffers */
  273. for (i = 0; i < priv->rx_ring_num; i++) {
  274. ring = &priv->rx_ring[i];
  275. if (ring->need_refill) {
  276. if (mlx4_en_fill_rx_buf(dev, ring)) {
  277. ring->need_refill = 0;
  278. mlx4_en_update_rx_prod_db(ring);
  279. } else
  280. need_refill = 1;
  281. }
  282. }
  283. if (need_refill)
  284. queue_delayed_work(mdev->workqueue, &priv->refill_task, HZ);
  285. out:
  286. mutex_unlock(&mdev->state_lock);
  287. }
  288. int mlx4_en_create_rx_ring(struct mlx4_en_priv *priv,
  289. struct mlx4_en_rx_ring *ring, u32 size, u16 stride)
  290. {
  291. struct mlx4_en_dev *mdev = priv->mdev;
  292. int err;
  293. int tmp;
  294. /* Sanity check SRQ size before proceeding */
  295. if (size >= mdev->dev->caps.max_srq_wqes)
  296. return -EINVAL;
  297. ring->prod = 0;
  298. ring->cons = 0;
  299. ring->size = size;
  300. ring->size_mask = size - 1;
  301. ring->stride = stride;
  302. ring->log_stride = ffs(ring->stride) - 1;
  303. ring->buf_size = ring->size * ring->stride;
  304. tmp = size * roundup_pow_of_two(MLX4_EN_MAX_RX_FRAGS *
  305. sizeof(struct skb_frag_struct));
  306. ring->rx_info = vmalloc(tmp);
  307. if (!ring->rx_info) {
  308. mlx4_err(mdev, "Failed allocating rx_info ring\n");
  309. return -ENOMEM;
  310. }
  311. mlx4_dbg(DRV, priv, "Allocated rx_info ring at addr:%p size:%d\n",
  312. ring->rx_info, tmp);
  313. err = mlx4_alloc_hwq_res(mdev->dev, &ring->wqres,
  314. ring->buf_size, 2 * PAGE_SIZE);
  315. if (err)
  316. goto err_ring;
  317. err = mlx4_en_map_buffer(&ring->wqres.buf);
  318. if (err) {
  319. mlx4_err(mdev, "Failed to map RX buffer\n");
  320. goto err_hwq;
  321. }
  322. ring->buf = ring->wqres.buf.direct.buf;
  323. /* Configure lro mngr */
  324. memset(&ring->lro, 0, sizeof(struct net_lro_mgr));
  325. ring->lro.dev = priv->dev;
  326. ring->lro.features = LRO_F_NAPI;
  327. ring->lro.frag_align_pad = NET_IP_ALIGN;
  328. ring->lro.ip_summed = CHECKSUM_UNNECESSARY;
  329. ring->lro.ip_summed_aggr = CHECKSUM_UNNECESSARY;
  330. ring->lro.max_desc = mdev->profile.num_lro;
  331. ring->lro.max_aggr = MAX_SKB_FRAGS;
  332. ring->lro.lro_arr = kzalloc(mdev->profile.num_lro *
  333. sizeof(struct net_lro_desc),
  334. GFP_KERNEL);
  335. if (!ring->lro.lro_arr) {
  336. mlx4_err(mdev, "Failed to allocate lro array\n");
  337. goto err_map;
  338. }
  339. ring->lro.get_frag_header = mlx4_en_get_frag_header;
  340. return 0;
  341. err_map:
  342. mlx4_en_unmap_buffer(&ring->wqres.buf);
  343. err_hwq:
  344. mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size);
  345. err_ring:
  346. vfree(ring->rx_info);
  347. ring->rx_info = NULL;
  348. return err;
  349. }
  350. int mlx4_en_activate_rx_rings(struct mlx4_en_priv *priv)
  351. {
  352. struct mlx4_en_dev *mdev = priv->mdev;
  353. struct mlx4_wqe_srq_next_seg *next;
  354. struct mlx4_en_rx_ring *ring;
  355. int i;
  356. int ring_ind;
  357. int err;
  358. int stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) +
  359. DS_SIZE * priv->num_frags);
  360. int max_gs = (stride - sizeof(struct mlx4_wqe_srq_next_seg)) / DS_SIZE;
  361. for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) {
  362. ring = &priv->rx_ring[ring_ind];
  363. ring->prod = 0;
  364. ring->cons = 0;
  365. ring->actual_size = 0;
  366. ring->cqn = priv->rx_cq[ring_ind].mcq.cqn;
  367. ring->stride = stride;
  368. ring->log_stride = ffs(ring->stride) - 1;
  369. ring->buf_size = ring->size * ring->stride;
  370. memset(ring->buf, 0, ring->buf_size);
  371. mlx4_en_update_rx_prod_db(ring);
  372. /* Initailize all descriptors */
  373. for (i = 0; i < ring->size; i++)
  374. mlx4_en_init_rx_desc(priv, ring, i);
  375. /* Initialize page allocators */
  376. err = mlx4_en_init_allocator(priv, ring);
  377. if (err) {
  378. mlx4_err(mdev, "Failed initializing ring allocator\n");
  379. ring_ind--;
  380. goto err_allocator;
  381. }
  382. /* Fill Rx buffers */
  383. ring->full = 0;
  384. }
  385. err = mlx4_en_fill_rx_buffers(priv);
  386. if (err)
  387. goto err_buffers;
  388. for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++) {
  389. ring = &priv->rx_ring[ring_ind];
  390. mlx4_en_update_rx_prod_db(ring);
  391. /* Configure SRQ representing the ring */
  392. ring->srq.max = ring->size;
  393. ring->srq.max_gs = max_gs;
  394. ring->srq.wqe_shift = ilog2(ring->stride);
  395. for (i = 0; i < ring->srq.max; ++i) {
  396. next = get_wqe(ring, i);
  397. next->next_wqe_index =
  398. cpu_to_be16((i + 1) & (ring->srq.max - 1));
  399. }
  400. err = mlx4_srq_alloc(mdev->dev, mdev->priv_pdn, &ring->wqres.mtt,
  401. ring->wqres.db.dma, &ring->srq);
  402. if (err){
  403. mlx4_err(mdev, "Failed to allocate srq\n");
  404. ring_ind--;
  405. goto err_srq;
  406. }
  407. ring->srq.event = mlx4_en_srq_event;
  408. }
  409. return 0;
  410. err_srq:
  411. while (ring_ind >= 0) {
  412. ring = &priv->rx_ring[ring_ind];
  413. mlx4_srq_free(mdev->dev, &ring->srq);
  414. ring_ind--;
  415. }
  416. err_buffers:
  417. for (ring_ind = 0; ring_ind < priv->rx_ring_num; ring_ind++)
  418. mlx4_en_free_rx_buf(priv, &priv->rx_ring[ring_ind]);
  419. ring_ind = priv->rx_ring_num - 1;
  420. err_allocator:
  421. while (ring_ind >= 0) {
  422. mlx4_en_destroy_allocator(priv, &priv->rx_ring[ring_ind]);
  423. ring_ind--;
  424. }
  425. return err;
  426. }
  427. void mlx4_en_destroy_rx_ring(struct mlx4_en_priv *priv,
  428. struct mlx4_en_rx_ring *ring)
  429. {
  430. struct mlx4_en_dev *mdev = priv->mdev;
  431. kfree(ring->lro.lro_arr);
  432. mlx4_en_unmap_buffer(&ring->wqres.buf);
  433. mlx4_free_hwq_res(mdev->dev, &ring->wqres, ring->buf_size);
  434. vfree(ring->rx_info);
  435. ring->rx_info = NULL;
  436. }
  437. void mlx4_en_deactivate_rx_ring(struct mlx4_en_priv *priv,
  438. struct mlx4_en_rx_ring *ring)
  439. {
  440. struct mlx4_en_dev *mdev = priv->mdev;
  441. mlx4_srq_free(mdev->dev, &ring->srq);
  442. mlx4_en_free_rx_buf(priv, ring);
  443. mlx4_en_destroy_allocator(priv, ring);
  444. }
  445. /* Unmap a completed descriptor and free unused pages */
  446. static int mlx4_en_complete_rx_desc(struct mlx4_en_priv *priv,
  447. struct mlx4_en_rx_desc *rx_desc,
  448. struct skb_frag_struct *skb_frags,
  449. struct skb_frag_struct *skb_frags_rx,
  450. struct mlx4_en_rx_alloc *page_alloc,
  451. int length)
  452. {
  453. struct mlx4_en_dev *mdev = priv->mdev;
  454. struct mlx4_en_frag_info *frag_info;
  455. int nr;
  456. dma_addr_t dma;
  457. /* Collect used fragments while replacing them in the HW descirptors */
  458. for (nr = 0; nr < priv->num_frags; nr++) {
  459. frag_info = &priv->frag_info[nr];
  460. if (length <= frag_info->frag_prefix_size)
  461. break;
  462. /* Save page reference in skb */
  463. skb_frags_rx[nr].page = skb_frags[nr].page;
  464. skb_frags_rx[nr].size = skb_frags[nr].size;
  465. skb_frags_rx[nr].page_offset = skb_frags[nr].page_offset;
  466. dma = be64_to_cpu(rx_desc->data[nr].addr);
  467. /* Allocate a replacement page */
  468. if (mlx4_en_alloc_frag(priv, rx_desc, skb_frags, page_alloc, nr))
  469. goto fail;
  470. /* Unmap buffer */
  471. pci_unmap_single(mdev->pdev, dma, skb_frags[nr].size,
  472. PCI_DMA_FROMDEVICE);
  473. }
  474. /* Adjust size of last fragment to match actual length */
  475. skb_frags_rx[nr - 1].size = length -
  476. priv->frag_info[nr - 1].frag_prefix_size;
  477. return nr;
  478. fail:
  479. /* Drop all accumulated fragments (which have already been replaced in
  480. * the descriptor) of this packet; remaining fragments are reused... */
  481. while (nr > 0) {
  482. nr--;
  483. put_page(skb_frags_rx[nr].page);
  484. }
  485. return 0;
  486. }
  487. static struct sk_buff *mlx4_en_rx_skb(struct mlx4_en_priv *priv,
  488. struct mlx4_en_rx_desc *rx_desc,
  489. struct skb_frag_struct *skb_frags,
  490. struct mlx4_en_rx_alloc *page_alloc,
  491. unsigned int length)
  492. {
  493. struct mlx4_en_dev *mdev = priv->mdev;
  494. struct sk_buff *skb;
  495. void *va;
  496. int used_frags;
  497. dma_addr_t dma;
  498. skb = dev_alloc_skb(SMALL_PACKET_SIZE + NET_IP_ALIGN);
  499. if (!skb) {
  500. mlx4_dbg(RX_ERR, priv, "Failed allocating skb\n");
  501. return NULL;
  502. }
  503. skb->dev = priv->dev;
  504. skb_reserve(skb, NET_IP_ALIGN);
  505. skb->len = length;
  506. skb->truesize = length + sizeof(struct sk_buff);
  507. /* Get pointer to first fragment so we could copy the headers into the
  508. * (linear part of the) skb */
  509. va = page_address(skb_frags[0].page) + skb_frags[0].page_offset;
  510. if (length <= SMALL_PACKET_SIZE) {
  511. /* We are copying all relevant data to the skb - temporarily
  512. * synch buffers for the copy */
  513. dma = be64_to_cpu(rx_desc->data[0].addr);
  514. dma_sync_single_range_for_cpu(&mdev->pdev->dev, dma, 0,
  515. length, DMA_FROM_DEVICE);
  516. skb_copy_to_linear_data(skb, va, length);
  517. dma_sync_single_range_for_device(&mdev->pdev->dev, dma, 0,
  518. length, DMA_FROM_DEVICE);
  519. skb->tail += length;
  520. } else {
  521. /* Move relevant fragments to skb */
  522. used_frags = mlx4_en_complete_rx_desc(priv, rx_desc, skb_frags,
  523. skb_shinfo(skb)->frags,
  524. page_alloc, length);
  525. if (unlikely(!used_frags)) {
  526. kfree_skb(skb);
  527. return NULL;
  528. }
  529. skb_shinfo(skb)->nr_frags = used_frags;
  530. /* Copy headers into the skb linear buffer */
  531. memcpy(skb->data, va, HEADER_COPY_SIZE);
  532. skb->tail += HEADER_COPY_SIZE;
  533. /* Skip headers in first fragment */
  534. skb_shinfo(skb)->frags[0].page_offset += HEADER_COPY_SIZE;
  535. /* Adjust size of first fragment */
  536. skb_shinfo(skb)->frags[0].size -= HEADER_COPY_SIZE;
  537. skb->data_len = length - HEADER_COPY_SIZE;
  538. }
  539. return skb;
  540. }
  541. static void mlx4_en_copy_desc(struct mlx4_en_priv *priv,
  542. struct mlx4_en_rx_ring *ring,
  543. int from, int to, int num)
  544. {
  545. struct skb_frag_struct *skb_frags_from;
  546. struct skb_frag_struct *skb_frags_to;
  547. struct mlx4_en_rx_desc *rx_desc_from;
  548. struct mlx4_en_rx_desc *rx_desc_to;
  549. int from_index, to_index;
  550. int nr, i;
  551. for (i = 0; i < num; i++) {
  552. from_index = (from + i) & ring->size_mask;
  553. to_index = (to + i) & ring->size_mask;
  554. skb_frags_from = ring->rx_info + (from_index << priv->log_rx_info);
  555. skb_frags_to = ring->rx_info + (to_index << priv->log_rx_info);
  556. rx_desc_from = ring->buf + (from_index << ring->log_stride);
  557. rx_desc_to = ring->buf + (to_index << ring->log_stride);
  558. for (nr = 0; nr < priv->num_frags; nr++) {
  559. skb_frags_to[nr].page = skb_frags_from[nr].page;
  560. skb_frags_to[nr].page_offset = skb_frags_from[nr].page_offset;
  561. rx_desc_to->data[nr].addr = rx_desc_from->data[nr].addr;
  562. }
  563. }
  564. }
  565. int mlx4_en_process_rx_cq(struct net_device *dev, struct mlx4_en_cq *cq, int budget)
  566. {
  567. struct mlx4_en_priv *priv = netdev_priv(dev);
  568. struct mlx4_en_dev *mdev = priv->mdev;
  569. struct mlx4_cqe *cqe;
  570. struct mlx4_en_rx_ring *ring = &priv->rx_ring[cq->ring];
  571. struct skb_frag_struct *skb_frags;
  572. struct skb_frag_struct lro_frags[MLX4_EN_MAX_RX_FRAGS];
  573. struct mlx4_en_rx_desc *rx_desc;
  574. struct sk_buff *skb;
  575. int index;
  576. int nr;
  577. unsigned int length;
  578. int polled = 0;
  579. int ip_summed;
  580. if (!priv->port_up)
  581. return 0;
  582. /* We assume a 1:1 mapping between CQEs and Rx descriptors, so Rx
  583. * descriptor offset can be deduced from the CQE index instead of
  584. * reading 'cqe->index' */
  585. index = cq->mcq.cons_index & ring->size_mask;
  586. cqe = &cq->buf[index];
  587. /* Process all completed CQEs */
  588. while (XNOR(cqe->owner_sr_opcode & MLX4_CQE_OWNER_MASK,
  589. cq->mcq.cons_index & cq->size)) {
  590. skb_frags = ring->rx_info + (index << priv->log_rx_info);
  591. rx_desc = ring->buf + (index << ring->log_stride);
  592. /*
  593. * make sure we read the CQE after we read the ownership bit
  594. */
  595. rmb();
  596. /* Drop packet on bad receive or bad checksum */
  597. if (unlikely((cqe->owner_sr_opcode & MLX4_CQE_OPCODE_MASK) ==
  598. MLX4_CQE_OPCODE_ERROR)) {
  599. mlx4_err(mdev, "CQE completed in error - vendor "
  600. "syndrom:%d syndrom:%d\n",
  601. ((struct mlx4_err_cqe *) cqe)->vendor_err_syndrome,
  602. ((struct mlx4_err_cqe *) cqe)->syndrome);
  603. goto next;
  604. }
  605. if (unlikely(cqe->badfcs_enc & MLX4_CQE_BAD_FCS)) {
  606. mlx4_dbg(RX_ERR, priv, "Accepted frame with bad FCS\n");
  607. goto next;
  608. }
  609. /*
  610. * Packet is OK - process it.
  611. */
  612. length = be32_to_cpu(cqe->byte_cnt);
  613. ring->bytes += length;
  614. ring->packets++;
  615. if (likely(priv->rx_csum)) {
  616. if ((cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPOK)) &&
  617. (cqe->checksum == cpu_to_be16(0xffff))) {
  618. priv->port_stats.rx_chksum_good++;
  619. /* This packet is eligible for LRO if it is:
  620. * - DIX Ethernet (type interpretation)
  621. * - TCP/IP (v4)
  622. * - without IP options
  623. * - not an IP fragment */
  624. if (mlx4_en_can_lro(cqe->status) &&
  625. dev->features & NETIF_F_LRO) {
  626. nr = mlx4_en_complete_rx_desc(
  627. priv, rx_desc,
  628. skb_frags, lro_frags,
  629. ring->page_alloc, length);
  630. if (!nr)
  631. goto next;
  632. if (priv->vlgrp && (cqe->vlan_my_qpn &
  633. cpu_to_be32(MLX4_CQE_VLAN_PRESENT_MASK))) {
  634. lro_vlan_hwaccel_receive_frags(
  635. &ring->lro, lro_frags,
  636. length, length,
  637. priv->vlgrp,
  638. be16_to_cpu(cqe->sl_vid),
  639. NULL, 0);
  640. } else
  641. lro_receive_frags(&ring->lro,
  642. lro_frags,
  643. length,
  644. length,
  645. NULL, 0);
  646. goto next;
  647. }
  648. /* LRO not possible, complete processing here */
  649. ip_summed = CHECKSUM_UNNECESSARY;
  650. INC_PERF_COUNTER(priv->pstats.lro_misses);
  651. } else {
  652. ip_summed = CHECKSUM_NONE;
  653. priv->port_stats.rx_chksum_none++;
  654. }
  655. } else {
  656. ip_summed = CHECKSUM_NONE;
  657. priv->port_stats.rx_chksum_none++;
  658. }
  659. skb = mlx4_en_rx_skb(priv, rx_desc, skb_frags,
  660. ring->page_alloc, length);
  661. if (!skb) {
  662. priv->stats.rx_dropped++;
  663. goto next;
  664. }
  665. skb->ip_summed = ip_summed;
  666. skb->protocol = eth_type_trans(skb, dev);
  667. skb_record_rx_queue(skb, cq->ring);
  668. /* Push it up the stack */
  669. if (priv->vlgrp && (be32_to_cpu(cqe->vlan_my_qpn) &
  670. MLX4_CQE_VLAN_PRESENT_MASK)) {
  671. vlan_hwaccel_receive_skb(skb, priv->vlgrp,
  672. be16_to_cpu(cqe->sl_vid));
  673. } else
  674. netif_receive_skb(skb);
  675. next:
  676. ++cq->mcq.cons_index;
  677. index = (cq->mcq.cons_index) & ring->size_mask;
  678. cqe = &cq->buf[index];
  679. if (++polled == budget) {
  680. /* We are here because we reached the NAPI budget -
  681. * flush only pending LRO sessions */
  682. lro_flush_all(&ring->lro);
  683. goto out;
  684. }
  685. }
  686. /* If CQ is empty flush all LRO sessions unconditionally */
  687. lro_flush_all(&ring->lro);
  688. out:
  689. AVG_PERF_COUNTER(priv->pstats.rx_coal_avg, polled);
  690. mlx4_cq_set_ci(&cq->mcq);
  691. wmb(); /* ensure HW sees CQ consumer before we post new buffers */
  692. ring->cons = cq->mcq.cons_index;
  693. ring->prod += polled; /* Polled descriptors were realocated in place */
  694. if (unlikely(!ring->full)) {
  695. mlx4_en_copy_desc(priv, ring, ring->cons - polled,
  696. ring->prod - polled, polled);
  697. mlx4_en_fill_rx_buf(dev, ring);
  698. }
  699. mlx4_en_update_rx_prod_db(ring);
  700. return polled;
  701. }
  702. void mlx4_en_rx_irq(struct mlx4_cq *mcq)
  703. {
  704. struct mlx4_en_cq *cq = container_of(mcq, struct mlx4_en_cq, mcq);
  705. struct mlx4_en_priv *priv = netdev_priv(cq->dev);
  706. if (priv->port_up)
  707. napi_schedule(&cq->napi);
  708. else
  709. mlx4_en_arm_cq(priv, cq);
  710. }
  711. /* Rx CQ polling - called by NAPI */
  712. int mlx4_en_poll_rx_cq(struct napi_struct *napi, int budget)
  713. {
  714. struct mlx4_en_cq *cq = container_of(napi, struct mlx4_en_cq, napi);
  715. struct net_device *dev = cq->dev;
  716. struct mlx4_en_priv *priv = netdev_priv(dev);
  717. int done;
  718. done = mlx4_en_process_rx_cq(dev, cq, budget);
  719. /* If we used up all the quota - we're probably not done yet... */
  720. if (done == budget)
  721. INC_PERF_COUNTER(priv->pstats.napi_quota);
  722. else {
  723. /* Done for now */
  724. napi_complete(napi);
  725. mlx4_en_arm_cq(priv, cq);
  726. }
  727. return done;
  728. }
  729. /* Calculate the last offset position that accomodates a full fragment
  730. * (assuming fagment size = stride-align) */
  731. static int mlx4_en_last_alloc_offset(struct mlx4_en_priv *priv, u16 stride, u16 align)
  732. {
  733. u16 res = MLX4_EN_ALLOC_SIZE % stride;
  734. u16 offset = MLX4_EN_ALLOC_SIZE - stride - res + align;
  735. mlx4_dbg(DRV, priv, "Calculated last offset for stride:%d align:%d "
  736. "res:%d offset:%d\n", stride, align, res, offset);
  737. return offset;
  738. }
  739. static int frag_sizes[] = {
  740. FRAG_SZ0,
  741. FRAG_SZ1,
  742. FRAG_SZ2,
  743. FRAG_SZ3
  744. };
  745. void mlx4_en_calc_rx_buf(struct net_device *dev)
  746. {
  747. struct mlx4_en_priv *priv = netdev_priv(dev);
  748. int eff_mtu = dev->mtu + ETH_HLEN + VLAN_HLEN + ETH_LLC_SNAP_SIZE;
  749. int buf_size = 0;
  750. int i = 0;
  751. while (buf_size < eff_mtu) {
  752. priv->frag_info[i].frag_size =
  753. (eff_mtu > buf_size + frag_sizes[i]) ?
  754. frag_sizes[i] : eff_mtu - buf_size;
  755. priv->frag_info[i].frag_prefix_size = buf_size;
  756. if (!i) {
  757. priv->frag_info[i].frag_align = NET_IP_ALIGN;
  758. priv->frag_info[i].frag_stride =
  759. ALIGN(frag_sizes[i] + NET_IP_ALIGN, SMP_CACHE_BYTES);
  760. } else {
  761. priv->frag_info[i].frag_align = 0;
  762. priv->frag_info[i].frag_stride =
  763. ALIGN(frag_sizes[i], SMP_CACHE_BYTES);
  764. }
  765. priv->frag_info[i].last_offset = mlx4_en_last_alloc_offset(
  766. priv, priv->frag_info[i].frag_stride,
  767. priv->frag_info[i].frag_align);
  768. buf_size += priv->frag_info[i].frag_size;
  769. i++;
  770. }
  771. priv->num_frags = i;
  772. priv->rx_skb_size = eff_mtu;
  773. priv->log_rx_info = ROUNDUP_LOG2(i * sizeof(struct skb_frag_struct));
  774. mlx4_dbg(DRV, priv, "Rx buffer scatter-list (effective-mtu:%d "
  775. "num_frags:%d):\n", eff_mtu, priv->num_frags);
  776. for (i = 0; i < priv->num_frags; i++) {
  777. mlx4_dbg(DRV, priv, " frag:%d - size:%d prefix:%d align:%d "
  778. "stride:%d last_offset:%d\n", i,
  779. priv->frag_info[i].frag_size,
  780. priv->frag_info[i].frag_prefix_size,
  781. priv->frag_info[i].frag_align,
  782. priv->frag_info[i].frag_stride,
  783. priv->frag_info[i].last_offset);
  784. }
  785. }
  786. /* RSS related functions */
  787. /* Calculate rss size and map each entry in rss table to rx ring */
  788. void mlx4_en_set_default_rss_map(struct mlx4_en_priv *priv,
  789. struct mlx4_en_rss_map *rss_map,
  790. int num_entries, int num_rings)
  791. {
  792. int i;
  793. rss_map->size = roundup_pow_of_two(num_entries);
  794. mlx4_dbg(DRV, priv, "Setting default RSS map of %d entires\n",
  795. rss_map->size);
  796. for (i = 0; i < rss_map->size; i++) {
  797. rss_map->map[i] = i % num_rings;
  798. mlx4_dbg(DRV, priv, "Entry %d ---> ring %d\n", i, rss_map->map[i]);
  799. }
  800. }
  801. static int mlx4_en_config_rss_qp(struct mlx4_en_priv *priv,
  802. int qpn, int srqn, int cqn,
  803. enum mlx4_qp_state *state,
  804. struct mlx4_qp *qp)
  805. {
  806. struct mlx4_en_dev *mdev = priv->mdev;
  807. struct mlx4_qp_context *context;
  808. int err = 0;
  809. context = kmalloc(sizeof *context , GFP_KERNEL);
  810. if (!context) {
  811. mlx4_err(mdev, "Failed to allocate qp context\n");
  812. return -ENOMEM;
  813. }
  814. err = mlx4_qp_alloc(mdev->dev, qpn, qp);
  815. if (err) {
  816. mlx4_err(mdev, "Failed to allocate qp #%d\n", qpn);
  817. goto out;
  818. }
  819. qp->event = mlx4_en_sqp_event;
  820. memset(context, 0, sizeof *context);
  821. mlx4_en_fill_qp_context(priv, 0, 0, 0, 0, qpn, cqn, srqn, context);
  822. err = mlx4_qp_to_ready(mdev->dev, &priv->res.mtt, context, qp, state);
  823. if (err) {
  824. mlx4_qp_remove(mdev->dev, qp);
  825. mlx4_qp_free(mdev->dev, qp);
  826. }
  827. out:
  828. kfree(context);
  829. return err;
  830. }
  831. /* Allocate rx qp's and configure them according to rss map */
  832. int mlx4_en_config_rss_steer(struct mlx4_en_priv *priv)
  833. {
  834. struct mlx4_en_dev *mdev = priv->mdev;
  835. struct mlx4_en_rss_map *rss_map = &priv->rss_map;
  836. struct mlx4_qp_context context;
  837. struct mlx4_en_rss_context *rss_context;
  838. void *ptr;
  839. int rss_xor = mdev->profile.rss_xor;
  840. u8 rss_mask = mdev->profile.rss_mask;
  841. int i, srqn, qpn, cqn;
  842. int err = 0;
  843. int good_qps = 0;
  844. mlx4_dbg(DRV, priv, "Configuring rss steering for port %u\n", priv->port);
  845. err = mlx4_qp_reserve_range(mdev->dev, rss_map->size,
  846. rss_map->size, &rss_map->base_qpn);
  847. if (err) {
  848. mlx4_err(mdev, "Failed reserving %d qps for port %u\n",
  849. rss_map->size, priv->port);
  850. return err;
  851. }
  852. for (i = 0; i < rss_map->size; i++) {
  853. cqn = priv->rx_ring[rss_map->map[i]].cqn;
  854. srqn = priv->rx_ring[rss_map->map[i]].srq.srqn;
  855. qpn = rss_map->base_qpn + i;
  856. err = mlx4_en_config_rss_qp(priv, qpn, srqn, cqn,
  857. &rss_map->state[i],
  858. &rss_map->qps[i]);
  859. if (err)
  860. goto rss_err;
  861. ++good_qps;
  862. }
  863. /* Configure RSS indirection qp */
  864. err = mlx4_qp_reserve_range(mdev->dev, 1, 1, &priv->base_qpn);
  865. if (err) {
  866. mlx4_err(mdev, "Failed to reserve range for RSS "
  867. "indirection qp\n");
  868. goto rss_err;
  869. }
  870. err = mlx4_qp_alloc(mdev->dev, priv->base_qpn, &rss_map->indir_qp);
  871. if (err) {
  872. mlx4_err(mdev, "Failed to allocate RSS indirection QP\n");
  873. goto reserve_err;
  874. }
  875. rss_map->indir_qp.event = mlx4_en_sqp_event;
  876. mlx4_en_fill_qp_context(priv, 0, 0, 0, 1, priv->base_qpn,
  877. priv->rx_ring[0].cqn, 0, &context);
  878. ptr = ((void *) &context) + 0x3c;
  879. rss_context = (struct mlx4_en_rss_context *) ptr;
  880. rss_context->base_qpn = cpu_to_be32(ilog2(rss_map->size) << 24 |
  881. (rss_map->base_qpn));
  882. rss_context->default_qpn = cpu_to_be32(rss_map->base_qpn);
  883. rss_context->hash_fn = rss_xor & 0x3;
  884. rss_context->flags = rss_mask << 2;
  885. err = mlx4_qp_to_ready(mdev->dev, &priv->res.mtt, &context,
  886. &rss_map->indir_qp, &rss_map->indir_state);
  887. if (err)
  888. goto indir_err;
  889. return 0;
  890. indir_err:
  891. mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state,
  892. MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp);
  893. mlx4_qp_remove(mdev->dev, &rss_map->indir_qp);
  894. mlx4_qp_free(mdev->dev, &rss_map->indir_qp);
  895. reserve_err:
  896. mlx4_qp_release_range(mdev->dev, priv->base_qpn, 1);
  897. rss_err:
  898. for (i = 0; i < good_qps; i++) {
  899. mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i],
  900. MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]);
  901. mlx4_qp_remove(mdev->dev, &rss_map->qps[i]);
  902. mlx4_qp_free(mdev->dev, &rss_map->qps[i]);
  903. }
  904. mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, rss_map->size);
  905. return err;
  906. }
  907. void mlx4_en_release_rss_steer(struct mlx4_en_priv *priv)
  908. {
  909. struct mlx4_en_dev *mdev = priv->mdev;
  910. struct mlx4_en_rss_map *rss_map = &priv->rss_map;
  911. int i;
  912. mlx4_qp_modify(mdev->dev, NULL, rss_map->indir_state,
  913. MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->indir_qp);
  914. mlx4_qp_remove(mdev->dev, &rss_map->indir_qp);
  915. mlx4_qp_free(mdev->dev, &rss_map->indir_qp);
  916. mlx4_qp_release_range(mdev->dev, priv->base_qpn, 1);
  917. for (i = 0; i < rss_map->size; i++) {
  918. mlx4_qp_modify(mdev->dev, NULL, rss_map->state[i],
  919. MLX4_QP_STATE_RST, NULL, 0, 0, &rss_map->qps[i]);
  920. mlx4_qp_remove(mdev->dev, &rss_map->qps[i]);
  921. mlx4_qp_free(mdev->dev, &rss_map->qps[i]);
  922. }
  923. mlx4_qp_release_range(mdev->dev, rss_map->base_qpn, rss_map->size);
  924. }