ubc.h 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * include/asm-sh/cpu-sh4/ubc.h
  3. *
  4. * Copyright (C) 1999 Niibe Yutaka
  5. * Copyright (C) 2003 Paul Mundt
  6. * Copyright (C) 2006 Lineo Solutions Inc. support SH4A UBC
  7. *
  8. * This file is subject to the terms and conditions of the GNU General Public
  9. * License. See the file "COPYING" in the main directory of this archive
  10. * for more details.
  11. */
  12. #ifndef __ASM_CPU_SH4_UBC_H
  13. #define __ASM_CPU_SH4_UBC_H
  14. #if defined(CONFIG_CPU_SH4A)
  15. #define UBC_CBR0 0xff200000
  16. #define UBC_CRR0 0xff200004
  17. #define UBC_CAR0 0xff200008
  18. #define UBC_CAMR0 0xff20000c
  19. #define UBC_CBR1 0xff200020
  20. #define UBC_CRR1 0xff200024
  21. #define UBC_CAR1 0xff200028
  22. #define UBC_CAMR1 0xff20002c
  23. #define UBC_CDR1 0xff200030
  24. #define UBC_CDMR1 0xff200034
  25. #define UBC_CETR1 0xff200038
  26. #define UBC_CCMFR 0xff200600
  27. #define UBC_CBCR 0xff200620
  28. /* CBR */
  29. #define UBC_CBR_AIE (0x01<<30)
  30. #define UBC_CBR_ID_INST (0x01<<4)
  31. #define UBC_CBR_RW_READ (0x01<<1)
  32. #define UBC_CBR_CE (0x01)
  33. #define UBC_CBR_AIV_MASK (0x00FF0000)
  34. #define UBC_CBR_AIV_SHIFT (16)
  35. #define UBC_CBR_AIV_SET(asid) (((asid)<<UBC_CBR_AIV_SHIFT) & UBC_CBR_AIV_MASK)
  36. #define UBC_CBR_INIT 0x20000000
  37. /* CRR */
  38. #define UBC_CRR_RES (0x01<<13)
  39. #define UBC_CRR_PCB (0x01<<1)
  40. #define UBC_CRR_BIE (0x01)
  41. #define UBC_CRR_INIT 0x00002000
  42. #else /* CONFIG_CPU_SH4 */
  43. #define UBC_BARA 0xff200000
  44. #define UBC_BAMRA 0xff200004
  45. #define UBC_BBRA 0xff200008
  46. #define UBC_BASRA 0xff000014
  47. #define UBC_BARB 0xff20000c
  48. #define UBC_BAMRB 0xff200010
  49. #define UBC_BBRB 0xff200014
  50. #define UBC_BASRB 0xff000018
  51. #define UBC_BDRB 0xff200018
  52. #define UBC_BDMRB 0xff20001c
  53. #define UBC_BRCR 0xff200020
  54. #endif /* CONFIG_CPU_SH4 */
  55. #endif /* __ASM_CPU_SH4_UBC_H */