fsl_booke_mmu.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224
  1. /*
  2. * Modifications by Kumar Gala (galak@kernel.crashing.org) to support
  3. * E500 Book E processors.
  4. *
  5. * Copyright 2004 Freescale Semiconductor, Inc
  6. *
  7. * This file contains the routines for initializing the MMU
  8. * on the 4xx series of chips.
  9. * -- paulus
  10. *
  11. * Derived from arch/ppc/mm/init.c:
  12. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  13. *
  14. * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
  15. * and Cort Dougan (PReP) (cort@cs.nmt.edu)
  16. * Copyright (C) 1996 Paul Mackerras
  17. *
  18. * Derived from "arch/i386/mm/init.c"
  19. * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
  20. *
  21. * This program is free software; you can redistribute it and/or
  22. * modify it under the terms of the GNU General Public License
  23. * as published by the Free Software Foundation; either version
  24. * 2 of the License, or (at your option) any later version.
  25. *
  26. */
  27. #include <linux/signal.h>
  28. #include <linux/sched.h>
  29. #include <linux/kernel.h>
  30. #include <linux/errno.h>
  31. #include <linux/string.h>
  32. #include <linux/types.h>
  33. #include <linux/ptrace.h>
  34. #include <linux/mman.h>
  35. #include <linux/mm.h>
  36. #include <linux/swap.h>
  37. #include <linux/stddef.h>
  38. #include <linux/vmalloc.h>
  39. #include <linux/init.h>
  40. #include <linux/delay.h>
  41. #include <linux/highmem.h>
  42. #include <asm/pgalloc.h>
  43. #include <asm/prom.h>
  44. #include <asm/io.h>
  45. #include <asm/mmu_context.h>
  46. #include <asm/pgtable.h>
  47. #include <asm/mmu.h>
  48. #include <asm/uaccess.h>
  49. #include <asm/smp.h>
  50. #include <asm/machdep.h>
  51. #include <asm/setup.h>
  52. #include "mmu_decl.h"
  53. extern void loadcam_entry(unsigned int index);
  54. unsigned int tlbcam_index;
  55. static unsigned long cam[CONFIG_LOWMEM_CAM_NUM];
  56. #define NUM_TLBCAMS (16)
  57. #if defined(CONFIG_LOWMEM_CAM_NUM_BOOL) && (CONFIG_LOWMEM_CAM_NUM >= NUM_TLBCAMS)
  58. #error "LOWMEM_CAM_NUM must be less than NUM_TLBCAMS"
  59. #endif
  60. struct tlbcam TLBCAM[NUM_TLBCAMS];
  61. struct tlbcamrange {
  62. unsigned long start;
  63. unsigned long limit;
  64. phys_addr_t phys;
  65. } tlbcam_addrs[NUM_TLBCAMS];
  66. extern unsigned int tlbcam_index;
  67. /*
  68. * Return PA for this VA if it is mapped by a CAM, or 0
  69. */
  70. phys_addr_t v_mapped_by_tlbcam(unsigned long va)
  71. {
  72. int b;
  73. for (b = 0; b < tlbcam_index; ++b)
  74. if (va >= tlbcam_addrs[b].start && va < tlbcam_addrs[b].limit)
  75. return tlbcam_addrs[b].phys + (va - tlbcam_addrs[b].start);
  76. return 0;
  77. }
  78. /*
  79. * Return VA for a given PA or 0 if not mapped
  80. */
  81. unsigned long p_mapped_by_tlbcam(phys_addr_t pa)
  82. {
  83. int b;
  84. for (b = 0; b < tlbcam_index; ++b)
  85. if (pa >= tlbcam_addrs[b].phys
  86. && pa < (tlbcam_addrs[b].limit-tlbcam_addrs[b].start)
  87. +tlbcam_addrs[b].phys)
  88. return tlbcam_addrs[b].start+(pa-tlbcam_addrs[b].phys);
  89. return 0;
  90. }
  91. /*
  92. * Set up one of the I/D BAT (block address translation) register pairs.
  93. * The parameters are not checked; in particular size must be a power
  94. * of 4 between 4k and 256M.
  95. */
  96. void settlbcam(int index, unsigned long virt, phys_addr_t phys,
  97. unsigned int size, int flags, unsigned int pid)
  98. {
  99. unsigned int tsize, lz;
  100. asm ("cntlzw %0,%1" : "=r" (lz) : "r" (size));
  101. tsize = 21 - lz;
  102. #ifdef CONFIG_SMP
  103. if ((flags & _PAGE_NO_CACHE) == 0)
  104. flags |= _PAGE_COHERENT;
  105. #endif
  106. TLBCAM[index].MAS0 = MAS0_TLBSEL(1) | MAS0_ESEL(index) | MAS0_NV(index+1);
  107. TLBCAM[index].MAS1 = MAS1_VALID | MAS1_IPROT | MAS1_TSIZE(tsize) | MAS1_TID(pid);
  108. TLBCAM[index].MAS2 = virt & PAGE_MASK;
  109. TLBCAM[index].MAS2 |= (flags & _PAGE_WRITETHRU) ? MAS2_W : 0;
  110. TLBCAM[index].MAS2 |= (flags & _PAGE_NO_CACHE) ? MAS2_I : 0;
  111. TLBCAM[index].MAS2 |= (flags & _PAGE_COHERENT) ? MAS2_M : 0;
  112. TLBCAM[index].MAS2 |= (flags & _PAGE_GUARDED) ? MAS2_G : 0;
  113. TLBCAM[index].MAS2 |= (flags & _PAGE_ENDIAN) ? MAS2_E : 0;
  114. TLBCAM[index].MAS3 = (phys & PAGE_MASK) | MAS3_SX | MAS3_SR;
  115. TLBCAM[index].MAS3 |= ((flags & _PAGE_RW) ? MAS3_SW : 0);
  116. #ifndef CONFIG_KGDB /* want user access for breakpoints */
  117. if (flags & _PAGE_USER) {
  118. TLBCAM[index].MAS3 |= MAS3_UX | MAS3_UR;
  119. TLBCAM[index].MAS3 |= ((flags & _PAGE_RW) ? MAS3_UW : 0);
  120. }
  121. #else
  122. TLBCAM[index].MAS3 |= MAS3_UX | MAS3_UR;
  123. TLBCAM[index].MAS3 |= ((flags & _PAGE_RW) ? MAS3_UW : 0);
  124. #endif
  125. tlbcam_addrs[index].start = virt;
  126. tlbcam_addrs[index].limit = virt + size - 1;
  127. tlbcam_addrs[index].phys = phys;
  128. loadcam_entry(index);
  129. }
  130. void invalidate_tlbcam_entry(int index)
  131. {
  132. TLBCAM[index].MAS0 = MAS0_TLBSEL(1) | MAS0_ESEL(index);
  133. TLBCAM[index].MAS1 = ~MAS1_VALID;
  134. loadcam_entry(index);
  135. }
  136. unsigned long __init mmu_mapin_ram(void)
  137. {
  138. unsigned long virt = PAGE_OFFSET;
  139. phys_addr_t phys = memstart_addr;
  140. while (cam[tlbcam_index] && tlbcam_index < ARRAY_SIZE(cam)) {
  141. settlbcam(tlbcam_index, virt, phys, cam[tlbcam_index], PAGE_KERNEL_X, 0);
  142. virt += cam[tlbcam_index];
  143. phys += cam[tlbcam_index];
  144. tlbcam_index++;
  145. }
  146. return virt - PAGE_OFFSET;
  147. }
  148. /*
  149. * MMU_init_hw does the chip-specific initialization of the MMU hardware.
  150. */
  151. void __init MMU_init_hw(void)
  152. {
  153. flush_instruction_cache();
  154. }
  155. void __init
  156. adjust_total_lowmem(void)
  157. {
  158. phys_addr_t ram;
  159. unsigned int max_cam = (mfspr(SPRN_TLB1CFG) >> 16) & 0xff;
  160. char buf[ARRAY_SIZE(cam) * 5 + 1], *p = buf;
  161. int i;
  162. unsigned long virt = PAGE_OFFSET & 0xffffffffUL;
  163. unsigned long phys = memstart_addr & 0xffffffffUL;
  164. /* Convert (4^max) kB to (2^max) bytes */
  165. max_cam = max_cam * 2 + 10;
  166. /* adjust lowmem size to __max_low_memory */
  167. ram = min((phys_addr_t)__max_low_memory, (phys_addr_t)total_lowmem);
  168. /* Calculate CAM values */
  169. __max_low_memory = 0;
  170. for (i = 0; ram && i < ARRAY_SIZE(cam); i++) {
  171. unsigned int camsize = __ilog2(ram) & ~1U;
  172. unsigned int align = __ffs(virt | phys) & ~1U;
  173. if (camsize > align)
  174. camsize = align;
  175. if (camsize > max_cam)
  176. camsize = max_cam;
  177. cam[i] = 1UL << camsize;
  178. ram -= cam[i];
  179. __max_low_memory += cam[i];
  180. virt += cam[i];
  181. phys += cam[i];
  182. p += sprintf(p, "%lu/", cam[i] >> 20);
  183. }
  184. for (; i < ARRAY_SIZE(cam); i++)
  185. p += sprintf(p, "0/");
  186. p[-1] = '\0';
  187. pr_info("Memory CAM mapping: %s Mb, residual: %dMb\n", buf,
  188. (unsigned int)((total_lowmem - __max_low_memory) >> 20));
  189. __initial_memory_limit_addr = memstart_addr + __max_low_memory;
  190. }