asm-offsets.c 9.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242
  1. /*
  2. * asm-offsets.c Generate definitions needed by assembly language modules.
  3. * This code generates raw asm output which is post-processed
  4. * to extract and format the required data.
  5. *
  6. * Anthony Xu <anthony.xu@intel.com>
  7. * Xiantao Zhang <xiantao.zhang@intel.com>
  8. * Copyright (c) 2007 Intel Corporation KVM support.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms and conditions of the GNU General Public License,
  12. * version 2, as published by the Free Software Foundation.
  13. *
  14. * This program is distributed in the hope it will be useful, but WITHOUT
  15. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  16. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  17. * more details.
  18. *
  19. * You should have received a copy of the GNU General Public License along with
  20. * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
  21. * Place - Suite 330, Boston, MA 02111-1307 USA.
  22. *
  23. */
  24. #include <linux/autoconf.h>
  25. #include <linux/kvm_host.h>
  26. #include <linux/kbuild.h>
  27. #include "vcpu.h"
  28. void foo(void)
  29. {
  30. DEFINE(VMM_TASK_SIZE, sizeof(struct kvm_vcpu));
  31. DEFINE(VMM_PT_REGS_SIZE, sizeof(struct kvm_pt_regs));
  32. BLANK();
  33. DEFINE(VMM_VCPU_META_RR0_OFFSET,
  34. offsetof(struct kvm_vcpu, arch.metaphysical_rr0));
  35. DEFINE(VMM_VCPU_META_SAVED_RR0_OFFSET,
  36. offsetof(struct kvm_vcpu,
  37. arch.metaphysical_saved_rr0));
  38. DEFINE(VMM_VCPU_VRR0_OFFSET,
  39. offsetof(struct kvm_vcpu, arch.vrr[0]));
  40. DEFINE(VMM_VPD_IRR0_OFFSET,
  41. offsetof(struct vpd, irr[0]));
  42. DEFINE(VMM_VCPU_ITC_CHECK_OFFSET,
  43. offsetof(struct kvm_vcpu, arch.itc_check));
  44. DEFINE(VMM_VCPU_IRQ_CHECK_OFFSET,
  45. offsetof(struct kvm_vcpu, arch.irq_check));
  46. DEFINE(VMM_VPD_VHPI_OFFSET,
  47. offsetof(struct vpd, vhpi));
  48. DEFINE(VMM_VCPU_VSA_BASE_OFFSET,
  49. offsetof(struct kvm_vcpu, arch.vsa_base));
  50. DEFINE(VMM_VCPU_VPD_OFFSET,
  51. offsetof(struct kvm_vcpu, arch.vpd));
  52. DEFINE(VMM_VCPU_IRQ_CHECK,
  53. offsetof(struct kvm_vcpu, arch.irq_check));
  54. DEFINE(VMM_VCPU_TIMER_PENDING,
  55. offsetof(struct kvm_vcpu, arch.timer_pending));
  56. DEFINE(VMM_VCPU_META_SAVED_RR0_OFFSET,
  57. offsetof(struct kvm_vcpu, arch.metaphysical_saved_rr0));
  58. DEFINE(VMM_VCPU_MODE_FLAGS_OFFSET,
  59. offsetof(struct kvm_vcpu, arch.mode_flags));
  60. DEFINE(VMM_VCPU_ITC_OFS_OFFSET,
  61. offsetof(struct kvm_vcpu, arch.itc_offset));
  62. DEFINE(VMM_VCPU_LAST_ITC_OFFSET,
  63. offsetof(struct kvm_vcpu, arch.last_itc));
  64. DEFINE(VMM_VCPU_SAVED_GP_OFFSET,
  65. offsetof(struct kvm_vcpu, arch.saved_gp));
  66. BLANK();
  67. DEFINE(VMM_PT_REGS_B6_OFFSET,
  68. offsetof(struct kvm_pt_regs, b6));
  69. DEFINE(VMM_PT_REGS_B7_OFFSET,
  70. offsetof(struct kvm_pt_regs, b7));
  71. DEFINE(VMM_PT_REGS_AR_CSD_OFFSET,
  72. offsetof(struct kvm_pt_regs, ar_csd));
  73. DEFINE(VMM_PT_REGS_AR_SSD_OFFSET,
  74. offsetof(struct kvm_pt_regs, ar_ssd));
  75. DEFINE(VMM_PT_REGS_R8_OFFSET,
  76. offsetof(struct kvm_pt_regs, r8));
  77. DEFINE(VMM_PT_REGS_R9_OFFSET,
  78. offsetof(struct kvm_pt_regs, r9));
  79. DEFINE(VMM_PT_REGS_R10_OFFSET,
  80. offsetof(struct kvm_pt_regs, r10));
  81. DEFINE(VMM_PT_REGS_R11_OFFSET,
  82. offsetof(struct kvm_pt_regs, r11));
  83. DEFINE(VMM_PT_REGS_CR_IPSR_OFFSET,
  84. offsetof(struct kvm_pt_regs, cr_ipsr));
  85. DEFINE(VMM_PT_REGS_CR_IIP_OFFSET,
  86. offsetof(struct kvm_pt_regs, cr_iip));
  87. DEFINE(VMM_PT_REGS_CR_IFS_OFFSET,
  88. offsetof(struct kvm_pt_regs, cr_ifs));
  89. DEFINE(VMM_PT_REGS_AR_UNAT_OFFSET,
  90. offsetof(struct kvm_pt_regs, ar_unat));
  91. DEFINE(VMM_PT_REGS_AR_PFS_OFFSET,
  92. offsetof(struct kvm_pt_regs, ar_pfs));
  93. DEFINE(VMM_PT_REGS_AR_RSC_OFFSET,
  94. offsetof(struct kvm_pt_regs, ar_rsc));
  95. DEFINE(VMM_PT_REGS_AR_RNAT_OFFSET,
  96. offsetof(struct kvm_pt_regs, ar_rnat));
  97. DEFINE(VMM_PT_REGS_AR_BSPSTORE_OFFSET,
  98. offsetof(struct kvm_pt_regs, ar_bspstore));
  99. DEFINE(VMM_PT_REGS_PR_OFFSET,
  100. offsetof(struct kvm_pt_regs, pr));
  101. DEFINE(VMM_PT_REGS_B0_OFFSET,
  102. offsetof(struct kvm_pt_regs, b0));
  103. DEFINE(VMM_PT_REGS_LOADRS_OFFSET,
  104. offsetof(struct kvm_pt_regs, loadrs));
  105. DEFINE(VMM_PT_REGS_R1_OFFSET,
  106. offsetof(struct kvm_pt_regs, r1));
  107. DEFINE(VMM_PT_REGS_R12_OFFSET,
  108. offsetof(struct kvm_pt_regs, r12));
  109. DEFINE(VMM_PT_REGS_R13_OFFSET,
  110. offsetof(struct kvm_pt_regs, r13));
  111. DEFINE(VMM_PT_REGS_AR_FPSR_OFFSET,
  112. offsetof(struct kvm_pt_regs, ar_fpsr));
  113. DEFINE(VMM_PT_REGS_R15_OFFSET,
  114. offsetof(struct kvm_pt_regs, r15));
  115. DEFINE(VMM_PT_REGS_R14_OFFSET,
  116. offsetof(struct kvm_pt_regs, r14));
  117. DEFINE(VMM_PT_REGS_R2_OFFSET,
  118. offsetof(struct kvm_pt_regs, r2));
  119. DEFINE(VMM_PT_REGS_R3_OFFSET,
  120. offsetof(struct kvm_pt_regs, r3));
  121. DEFINE(VMM_PT_REGS_R16_OFFSET,
  122. offsetof(struct kvm_pt_regs, r16));
  123. DEFINE(VMM_PT_REGS_R17_OFFSET,
  124. offsetof(struct kvm_pt_regs, r17));
  125. DEFINE(VMM_PT_REGS_R18_OFFSET,
  126. offsetof(struct kvm_pt_regs, r18));
  127. DEFINE(VMM_PT_REGS_R19_OFFSET,
  128. offsetof(struct kvm_pt_regs, r19));
  129. DEFINE(VMM_PT_REGS_R20_OFFSET,
  130. offsetof(struct kvm_pt_regs, r20));
  131. DEFINE(VMM_PT_REGS_R21_OFFSET,
  132. offsetof(struct kvm_pt_regs, r21));
  133. DEFINE(VMM_PT_REGS_R22_OFFSET,
  134. offsetof(struct kvm_pt_regs, r22));
  135. DEFINE(VMM_PT_REGS_R23_OFFSET,
  136. offsetof(struct kvm_pt_regs, r23));
  137. DEFINE(VMM_PT_REGS_R24_OFFSET,
  138. offsetof(struct kvm_pt_regs, r24));
  139. DEFINE(VMM_PT_REGS_R25_OFFSET,
  140. offsetof(struct kvm_pt_regs, r25));
  141. DEFINE(VMM_PT_REGS_R26_OFFSET,
  142. offsetof(struct kvm_pt_regs, r26));
  143. DEFINE(VMM_PT_REGS_R27_OFFSET,
  144. offsetof(struct kvm_pt_regs, r27));
  145. DEFINE(VMM_PT_REGS_R28_OFFSET,
  146. offsetof(struct kvm_pt_regs, r28));
  147. DEFINE(VMM_PT_REGS_R29_OFFSET,
  148. offsetof(struct kvm_pt_regs, r29));
  149. DEFINE(VMM_PT_REGS_R30_OFFSET,
  150. offsetof(struct kvm_pt_regs, r30));
  151. DEFINE(VMM_PT_REGS_R31_OFFSET,
  152. offsetof(struct kvm_pt_regs, r31));
  153. DEFINE(VMM_PT_REGS_AR_CCV_OFFSET,
  154. offsetof(struct kvm_pt_regs, ar_ccv));
  155. DEFINE(VMM_PT_REGS_F6_OFFSET,
  156. offsetof(struct kvm_pt_regs, f6));
  157. DEFINE(VMM_PT_REGS_F7_OFFSET,
  158. offsetof(struct kvm_pt_regs, f7));
  159. DEFINE(VMM_PT_REGS_F8_OFFSET,
  160. offsetof(struct kvm_pt_regs, f8));
  161. DEFINE(VMM_PT_REGS_F9_OFFSET,
  162. offsetof(struct kvm_pt_regs, f9));
  163. DEFINE(VMM_PT_REGS_F10_OFFSET,
  164. offsetof(struct kvm_pt_regs, f10));
  165. DEFINE(VMM_PT_REGS_F11_OFFSET,
  166. offsetof(struct kvm_pt_regs, f11));
  167. DEFINE(VMM_PT_REGS_R4_OFFSET,
  168. offsetof(struct kvm_pt_regs, r4));
  169. DEFINE(VMM_PT_REGS_R5_OFFSET,
  170. offsetof(struct kvm_pt_regs, r5));
  171. DEFINE(VMM_PT_REGS_R6_OFFSET,
  172. offsetof(struct kvm_pt_regs, r6));
  173. DEFINE(VMM_PT_REGS_R7_OFFSET,
  174. offsetof(struct kvm_pt_regs, r7));
  175. DEFINE(VMM_PT_REGS_EML_UNAT_OFFSET,
  176. offsetof(struct kvm_pt_regs, eml_unat));
  177. DEFINE(VMM_VCPU_IIPA_OFFSET,
  178. offsetof(struct kvm_vcpu, arch.cr_iipa));
  179. DEFINE(VMM_VCPU_OPCODE_OFFSET,
  180. offsetof(struct kvm_vcpu, arch.opcode));
  181. DEFINE(VMM_VCPU_CAUSE_OFFSET, offsetof(struct kvm_vcpu, arch.cause));
  182. DEFINE(VMM_VCPU_ISR_OFFSET,
  183. offsetof(struct kvm_vcpu, arch.cr_isr));
  184. DEFINE(VMM_PT_REGS_R16_SLOT,
  185. (((offsetof(struct kvm_pt_regs, r16)
  186. - sizeof(struct kvm_pt_regs)) >> 3) & 0x3f));
  187. DEFINE(VMM_VCPU_MODE_FLAGS_OFFSET,
  188. offsetof(struct kvm_vcpu, arch.mode_flags));
  189. DEFINE(VMM_VCPU_GP_OFFSET, offsetof(struct kvm_vcpu, arch.__gp));
  190. BLANK();
  191. DEFINE(VMM_VPD_BASE_OFFSET, offsetof(struct kvm_vcpu, arch.vpd));
  192. DEFINE(VMM_VPD_VIFS_OFFSET, offsetof(struct vpd, ifs));
  193. DEFINE(VMM_VLSAPIC_INSVC_BASE_OFFSET,
  194. offsetof(struct kvm_vcpu, arch.insvc[0]));
  195. DEFINE(VMM_VPD_VPTA_OFFSET, offsetof(struct vpd, pta));
  196. DEFINE(VMM_VPD_VPSR_OFFSET, offsetof(struct vpd, vpsr));
  197. DEFINE(VMM_CTX_R4_OFFSET, offsetof(union context, gr[4]));
  198. DEFINE(VMM_CTX_R5_OFFSET, offsetof(union context, gr[5]));
  199. DEFINE(VMM_CTX_R12_OFFSET, offsetof(union context, gr[12]));
  200. DEFINE(VMM_CTX_R13_OFFSET, offsetof(union context, gr[13]));
  201. DEFINE(VMM_CTX_KR0_OFFSET, offsetof(union context, ar[0]));
  202. DEFINE(VMM_CTX_KR1_OFFSET, offsetof(union context, ar[1]));
  203. DEFINE(VMM_CTX_B0_OFFSET, offsetof(union context, br[0]));
  204. DEFINE(VMM_CTX_B1_OFFSET, offsetof(union context, br[1]));
  205. DEFINE(VMM_CTX_B2_OFFSET, offsetof(union context, br[2]));
  206. DEFINE(VMM_CTX_RR0_OFFSET, offsetof(union context, rr[0]));
  207. DEFINE(VMM_CTX_RSC_OFFSET, offsetof(union context, ar[16]));
  208. DEFINE(VMM_CTX_BSPSTORE_OFFSET, offsetof(union context, ar[18]));
  209. DEFINE(VMM_CTX_RNAT_OFFSET, offsetof(union context, ar[19]));
  210. DEFINE(VMM_CTX_FCR_OFFSET, offsetof(union context, ar[21]));
  211. DEFINE(VMM_CTX_EFLAG_OFFSET, offsetof(union context, ar[24]));
  212. DEFINE(VMM_CTX_CFLG_OFFSET, offsetof(union context, ar[27]));
  213. DEFINE(VMM_CTX_FSR_OFFSET, offsetof(union context, ar[28]));
  214. DEFINE(VMM_CTX_FIR_OFFSET, offsetof(union context, ar[29]));
  215. DEFINE(VMM_CTX_FDR_OFFSET, offsetof(union context, ar[30]));
  216. DEFINE(VMM_CTX_UNAT_OFFSET, offsetof(union context, ar[36]));
  217. DEFINE(VMM_CTX_FPSR_OFFSET, offsetof(union context, ar[40]));
  218. DEFINE(VMM_CTX_PFS_OFFSET, offsetof(union context, ar[64]));
  219. DEFINE(VMM_CTX_LC_OFFSET, offsetof(union context, ar[65]));
  220. DEFINE(VMM_CTX_DCR_OFFSET, offsetof(union context, cr[0]));
  221. DEFINE(VMM_CTX_IVA_OFFSET, offsetof(union context, cr[2]));
  222. DEFINE(VMM_CTX_PTA_OFFSET, offsetof(union context, cr[8]));
  223. DEFINE(VMM_CTX_IBR0_OFFSET, offsetof(union context, ibr[0]));
  224. DEFINE(VMM_CTX_DBR0_OFFSET, offsetof(union context, dbr[0]));
  225. DEFINE(VMM_CTX_F2_OFFSET, offsetof(union context, fr[2]));
  226. DEFINE(VMM_CTX_F3_OFFSET, offsetof(union context, fr[3]));
  227. DEFINE(VMM_CTX_F32_OFFSET, offsetof(union context, fr[32]));
  228. DEFINE(VMM_CTX_F33_OFFSET, offsetof(union context, fr[33]));
  229. DEFINE(VMM_CTX_PKR0_OFFSET, offsetof(union context, pkr[0]));
  230. DEFINE(VMM_CTX_PSR_OFFSET, offsetof(union context, psr));
  231. BLANK();
  232. }