i2c.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239
  1. /*
  2. * linux/arch/arm/plat-omap/i2c.c
  3. *
  4. * Helper module for board specific I2C bus registration
  5. *
  6. * Copyright (C) 2007 Nokia Corporation.
  7. *
  8. * Contact: Jarkko Nikula <jarkko.nikula@nokia.com>
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License
  12. * version 2 as published by the Free Software Foundation.
  13. *
  14. * This program is distributed in the hope that it will be useful, but
  15. * WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  17. * General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  22. * 02110-1301 USA
  23. *
  24. */
  25. #include <linux/kernel.h>
  26. #include <linux/platform_device.h>
  27. #include <linux/i2c.h>
  28. #include <mach/irqs.h>
  29. #include <mach/mux.h>
  30. #define OMAP_I2C_SIZE 0x3f
  31. #define OMAP1_I2C_BASE 0xfffb3800
  32. #define OMAP2_I2C_BASE1 0x48070000
  33. #define OMAP2_I2C_BASE2 0x48072000
  34. #define OMAP2_I2C_BASE3 0x48060000
  35. static const char name[] = "i2c_omap";
  36. #define I2C_RESOURCE_BUILDER(base, irq) \
  37. { \
  38. .start = (base), \
  39. .end = (base) + OMAP_I2C_SIZE, \
  40. .flags = IORESOURCE_MEM, \
  41. }, \
  42. { \
  43. .start = (irq), \
  44. .flags = IORESOURCE_IRQ, \
  45. },
  46. static struct resource i2c_resources[][2] = {
  47. { I2C_RESOURCE_BUILDER(0, 0) },
  48. #if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
  49. { I2C_RESOURCE_BUILDER(OMAP2_I2C_BASE2, INT_24XX_I2C2_IRQ) },
  50. #endif
  51. #if defined(CONFIG_ARCH_OMAP34XX)
  52. { I2C_RESOURCE_BUILDER(OMAP2_I2C_BASE3, INT_34XX_I2C3_IRQ) },
  53. #endif
  54. };
  55. #define I2C_DEV_BUILDER(bus_id, res, data) \
  56. { \
  57. .id = (bus_id), \
  58. .name = name, \
  59. .num_resources = ARRAY_SIZE(res), \
  60. .resource = (res), \
  61. .dev = { \
  62. .platform_data = (data), \
  63. }, \
  64. }
  65. static u32 i2c_rate[ARRAY_SIZE(i2c_resources)];
  66. static struct platform_device omap_i2c_devices[] = {
  67. I2C_DEV_BUILDER(1, i2c_resources[0], &i2c_rate[0]),
  68. #if defined(CONFIG_ARCH_OMAP24XX) || defined(CONFIG_ARCH_OMAP34XX)
  69. I2C_DEV_BUILDER(2, i2c_resources[1], &i2c_rate[1]),
  70. #endif
  71. #if defined(CONFIG_ARCH_OMAP34XX)
  72. I2C_DEV_BUILDER(3, i2c_resources[2], &i2c_rate[2]),
  73. #endif
  74. };
  75. #if defined(CONFIG_ARCH_OMAP24XX)
  76. static const int omap24xx_pins[][2] = {
  77. { M19_24XX_I2C1_SCL, L15_24XX_I2C1_SDA },
  78. { J15_24XX_I2C2_SCL, H19_24XX_I2C2_SDA },
  79. };
  80. #else
  81. static const int omap24xx_pins[][2] = {};
  82. #endif
  83. #if defined(CONFIG_ARCH_OMAP34XX)
  84. static const int omap34xx_pins[][2] = {
  85. { K21_34XX_I2C1_SCL, J21_34XX_I2C1_SDA},
  86. { AF15_34XX_I2C2_SCL, AE15_34XX_I2C2_SDA},
  87. { AF14_34XX_I2C3_SCL, AG14_34XX_I2C3_SDA},
  88. };
  89. #else
  90. static const int omap34xx_pins[][2] = {};
  91. #endif
  92. #define OMAP_I2C_CMDLINE_SETUP (BIT(31))
  93. static void __init omap_i2c_mux_pins(int bus)
  94. {
  95. int scl, sda;
  96. if (cpu_class_is_omap1()) {
  97. scl = I2C_SCL;
  98. sda = I2C_SDA;
  99. } else if (cpu_is_omap24xx()) {
  100. scl = omap24xx_pins[bus][0];
  101. sda = omap24xx_pins[bus][1];
  102. } else if (cpu_is_omap34xx()) {
  103. scl = omap34xx_pins[bus][0];
  104. sda = omap34xx_pins[bus][1];
  105. } else {
  106. return;
  107. }
  108. omap_cfg_reg(sda);
  109. omap_cfg_reg(scl);
  110. }
  111. static int __init omap_i2c_nr_ports(void)
  112. {
  113. int ports = 0;
  114. if (cpu_class_is_omap1())
  115. ports = 1;
  116. else if (cpu_is_omap24xx())
  117. ports = 2;
  118. else if (cpu_is_omap34xx())
  119. ports = 3;
  120. return ports;
  121. }
  122. static int __init omap_i2c_add_bus(int bus_id)
  123. {
  124. struct platform_device *pdev;
  125. struct resource *res;
  126. resource_size_t base, irq;
  127. pdev = &omap_i2c_devices[bus_id - 1];
  128. if (bus_id == 1) {
  129. res = pdev->resource;
  130. if (cpu_class_is_omap1()) {
  131. base = OMAP1_I2C_BASE;
  132. irq = INT_I2C;
  133. } else {
  134. base = OMAP2_I2C_BASE1;
  135. irq = INT_24XX_I2C1_IRQ;
  136. }
  137. res[0].start = base;
  138. res[0].end = base + OMAP_I2C_SIZE;
  139. res[1].start = irq;
  140. }
  141. omap_i2c_mux_pins(bus_id - 1);
  142. return platform_device_register(pdev);
  143. }
  144. /**
  145. * omap_i2c_bus_setup - Process command line options for the I2C bus speed
  146. * @str: String of options
  147. *
  148. * This function allow to override the default I2C bus speed for given I2C
  149. * bus with a command line option.
  150. *
  151. * Format: i2c_bus=bus_id,clkrate (in kHz)
  152. *
  153. * Returns 1 on success, 0 otherwise.
  154. */
  155. static int __init omap_i2c_bus_setup(char *str)
  156. {
  157. int ports;
  158. int ints[3];
  159. ports = omap_i2c_nr_ports();
  160. get_options(str, 3, ints);
  161. if (ints[0] < 2 || ints[1] < 1 || ints[1] > ports)
  162. return 0;
  163. i2c_rate[ints[1] - 1] = ints[2];
  164. i2c_rate[ints[1] - 1] |= OMAP_I2C_CMDLINE_SETUP;
  165. return 1;
  166. }
  167. __setup("i2c_bus=", omap_i2c_bus_setup);
  168. /*
  169. * Register busses defined in command line but that are not registered with
  170. * omap_register_i2c_bus from board initialization code.
  171. */
  172. static int __init omap_register_i2c_bus_cmdline(void)
  173. {
  174. int i, err = 0;
  175. for (i = 0; i < ARRAY_SIZE(i2c_rate); i++)
  176. if (i2c_rate[i] & OMAP_I2C_CMDLINE_SETUP) {
  177. i2c_rate[i] &= ~OMAP_I2C_CMDLINE_SETUP;
  178. err = omap_i2c_add_bus(i + 1);
  179. if (err)
  180. goto out;
  181. }
  182. out:
  183. return err;
  184. }
  185. subsys_initcall(omap_register_i2c_bus_cmdline);
  186. /**
  187. * omap_register_i2c_bus - register I2C bus with device descriptors
  188. * @bus_id: bus id counting from number 1
  189. * @clkrate: clock rate of the bus in kHz
  190. * @info: pointer into I2C device descriptor table or NULL
  191. * @len: number of descriptors in the table
  192. *
  193. * Returns 0 on success or an error code.
  194. */
  195. int __init omap_register_i2c_bus(int bus_id, u32 clkrate,
  196. struct i2c_board_info const *info,
  197. unsigned len)
  198. {
  199. int err;
  200. BUG_ON(bus_id < 1 || bus_id > omap_i2c_nr_ports());
  201. if (info) {
  202. err = i2c_register_board_info(bus_id, info, len);
  203. if (err)
  204. return err;
  205. }
  206. if (!i2c_rate[bus_id - 1])
  207. i2c_rate[bus_id - 1] = clkrate;
  208. i2c_rate[bus_id - 1] &= ~OMAP_I2C_CMDLINE_SETUP;
  209. return omap_i2c_add_bus(bus_id);
  210. }