pwm.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300
  1. /*
  2. * simple driver for PWM (Pulse Width Modulator) controller
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * Derived from pxa PWM driver by eric miao <eric.miao@marvell.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/kernel.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/err.h>
  14. #include <linux/clk.h>
  15. #include <linux/io.h>
  16. #include <linux/pwm.h>
  17. #if defined CONFIG_ARCH_MX1 || defined CONFIG_ARCH_MX21
  18. #define PWM_VER_1
  19. #define PWMCR 0x00 /* PWM Control Register */
  20. #define PWMSR 0x04 /* PWM Sample Register */
  21. #define PWMPR 0x08 /* PWM Period Register */
  22. #define PWMCNR 0x0C /* PWM Counter Register */
  23. #define PWMCR_HCTR (1 << 18) /* Halfword FIFO Data Swapping */
  24. #define PWMCR_BCTR (1 << 17) /* Byte FIFO Data Swapping */
  25. #define PWMCR_SWR (1 << 16) /* Software Reset */
  26. #define PWMCR_CLKSRC_PERCLK (0 << 15) /* PERCLK Clock Source */
  27. #define PWMCR_CLKSRC_CLK32 (1 << 15) /* 32KHz Clock Source */
  28. #define PWMCR_PRESCALER(x) (((x - 1) & 0x7F) << 8) /* PRESCALER */
  29. #define PWMCR_IRQ (1 << 7) /* Interrupt Request */
  30. #define PWMCR_IRQEN (1 << 6) /* Interrupt Request Enable */
  31. #define PWMCR_FIFOAV (1 << 5) /* FIFO Available */
  32. #define PWMCR_EN (1 << 4) /* Enables/Disables the PWM */
  33. #define PWMCR_REPEAT(x) (((x) & 0x03) << 2) /* Sample Repeats */
  34. #define PWMCR_DIV(x) (((x) & 0x03) << 0) /* Clock divider 2/4/8/16 */
  35. #define MAX_DIV (128 * 16)
  36. #endif
  37. #if defined CONFIG_MACH_MX27 || defined CONFIG_ARCH_MX31
  38. #define PWM_VER_2
  39. #define PWMCR 0x00 /* PWM Control Register */
  40. #define PWMSR 0x04 /* PWM Status Register */
  41. #define PWMIR 0x08 /* PWM Interrupt Register */
  42. #define PWMSAR 0x0C /* PWM Sample Register */
  43. #define PWMPR 0x10 /* PWM Period Register */
  44. #define PWMCNR 0x14 /* PWM Counter Register */
  45. #define PWMCR_EN (1 << 0) /* Enables/Disables the PWM */
  46. #define PWMCR_REPEAT(x) (((x) & 0x03) << 1) /* Sample Repeats */
  47. #define PWMCR_SWR (1 << 3) /* Software Reset */
  48. #define PWMCR_PRESCALER(x) (((x - 1) & 0xFFF) << 4)/* PRESCALER */
  49. #define PWMCR_CLKSRC(x) (((x) & 0x3) << 16)
  50. #define PWMCR_CLKSRC_OFF (0 << 16)
  51. #define PWMCR_CLKSRC_IPG (1 << 16)
  52. #define PWMCR_CLKSRC_IPG_HIGH (2 << 16)
  53. #define PWMCR_CLKSRC_CLK32 (3 << 16)
  54. #define PWMCR_POUTC
  55. #define PWMCR_HCTR (1 << 20) /* Halfword FIFO Data Swapping */
  56. #define PWMCR_BCTR (1 << 21) /* Byte FIFO Data Swapping */
  57. #define PWMCR_DBGEN (1 << 22) /* Debug Mode */
  58. #define PWMCR_WAITEN (1 << 23) /* Wait Mode */
  59. #define PWMCR_DOZEN (1 << 24) /* Doze Mode */
  60. #define PWMCR_STOPEN (1 << 25) /* Stop Mode */
  61. #define PWMCR_FWM(x) (((x) & 0x3) << 26) /* FIFO Water Mark */
  62. #define MAX_DIV 4096
  63. #endif
  64. #define PWMS_SAMPLE(x) ((x) & 0xFFFF) /* Contains a two-sample word */
  65. #define PWMP_PERIOD(x) ((x) & 0xFFFF) /* Represents the PWM's period */
  66. #define PWMC_COUNTER(x) ((x) & 0xFFFF) /* Represents the current count value */
  67. struct pwm_device {
  68. struct list_head node;
  69. struct platform_device *pdev;
  70. const char *label;
  71. struct clk *clk;
  72. int clk_enabled;
  73. void __iomem *mmio_base;
  74. unsigned int use_count;
  75. unsigned int pwm_id;
  76. };
  77. int pwm_config(struct pwm_device *pwm, int duty_ns, int period_ns)
  78. {
  79. unsigned long long c;
  80. unsigned long period_cycles, duty_cycles, prescale;
  81. if (pwm == NULL || period_ns == 0 || duty_ns > period_ns)
  82. return -EINVAL;
  83. c = clk_get_rate(pwm->clk);
  84. c = c * period_ns;
  85. do_div(c, 1000000000);
  86. period_cycles = c;
  87. prescale = period_cycles / 0x10000 + 1;
  88. period_cycles /= prescale;
  89. c = (unsigned long long)period_cycles * duty_ns;
  90. do_div(c, period_ns);
  91. duty_cycles = c;
  92. #ifdef PWM_VER_2
  93. writel(duty_cycles, pwm->mmio_base + PWMSAR);
  94. writel(period_cycles, pwm->mmio_base + PWMPR);
  95. writel(PWMCR_PRESCALER(prescale - 1) | PWMCR_CLKSRC_IPG_HIGH | PWMCR_EN,
  96. pwm->mmio_base + PWMCR);
  97. #elif defined PWM_VER_1
  98. #error PWM not yet working on MX1 / MX21
  99. #endif
  100. return 0;
  101. }
  102. EXPORT_SYMBOL(pwm_config);
  103. int pwm_enable(struct pwm_device *pwm)
  104. {
  105. int rc = 0;
  106. if (!pwm->clk_enabled) {
  107. rc = clk_enable(pwm->clk);
  108. if (!rc)
  109. pwm->clk_enabled = 1;
  110. }
  111. return rc;
  112. }
  113. EXPORT_SYMBOL(pwm_enable);
  114. void pwm_disable(struct pwm_device *pwm)
  115. {
  116. if (pwm->clk_enabled) {
  117. clk_disable(pwm->clk);
  118. pwm->clk_enabled = 0;
  119. }
  120. }
  121. EXPORT_SYMBOL(pwm_disable);
  122. static DEFINE_MUTEX(pwm_lock);
  123. static LIST_HEAD(pwm_list);
  124. struct pwm_device *pwm_request(int pwm_id, const char *label)
  125. {
  126. struct pwm_device *pwm;
  127. int found = 0;
  128. mutex_lock(&pwm_lock);
  129. list_for_each_entry(pwm, &pwm_list, node) {
  130. if (pwm->pwm_id == pwm_id) {
  131. found = 1;
  132. break;
  133. }
  134. }
  135. if (found) {
  136. if (pwm->use_count == 0) {
  137. pwm->use_count++;
  138. pwm->label = label;
  139. } else
  140. pwm = ERR_PTR(-EBUSY);
  141. } else
  142. pwm = ERR_PTR(-ENOENT);
  143. mutex_unlock(&pwm_lock);
  144. return pwm;
  145. }
  146. EXPORT_SYMBOL(pwm_request);
  147. void pwm_free(struct pwm_device *pwm)
  148. {
  149. mutex_lock(&pwm_lock);
  150. if (pwm->use_count) {
  151. pwm->use_count--;
  152. pwm->label = NULL;
  153. } else
  154. pr_warning("PWM device already freed\n");
  155. mutex_unlock(&pwm_lock);
  156. }
  157. EXPORT_SYMBOL(pwm_free);
  158. static int __devinit mxc_pwm_probe(struct platform_device *pdev)
  159. {
  160. struct pwm_device *pwm;
  161. struct resource *r;
  162. int ret = 0;
  163. pwm = kzalloc(sizeof(struct pwm_device), GFP_KERNEL);
  164. if (pwm == NULL) {
  165. dev_err(&pdev->dev, "failed to allocate memory\n");
  166. return -ENOMEM;
  167. }
  168. pwm->clk = clk_get(&pdev->dev, "pwm");
  169. if (IS_ERR(pwm->clk)) {
  170. ret = PTR_ERR(pwm->clk);
  171. goto err_free;
  172. }
  173. pwm->clk_enabled = 0;
  174. pwm->use_count = 0;
  175. pwm->pwm_id = pdev->id;
  176. pwm->pdev = pdev;
  177. r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  178. if (r == NULL) {
  179. dev_err(&pdev->dev, "no memory resource defined\n");
  180. ret = -ENODEV;
  181. goto err_free_clk;
  182. }
  183. r = request_mem_region(r->start, r->end - r->start + 1, pdev->name);
  184. if (r == NULL) {
  185. dev_err(&pdev->dev, "failed to request memory resource\n");
  186. ret = -EBUSY;
  187. goto err_free_clk;
  188. }
  189. pwm->mmio_base = ioremap(r->start, r->end - r->start + 1);
  190. if (pwm->mmio_base == NULL) {
  191. dev_err(&pdev->dev, "failed to ioremap() registers\n");
  192. ret = -ENODEV;
  193. goto err_free_mem;
  194. }
  195. mutex_lock(&pwm_lock);
  196. list_add_tail(&pwm->node, &pwm_list);
  197. mutex_unlock(&pwm_lock);
  198. platform_set_drvdata(pdev, pwm);
  199. return 0;
  200. err_free_mem:
  201. release_mem_region(r->start, r->end - r->start + 1);
  202. err_free_clk:
  203. clk_put(pwm->clk);
  204. err_free:
  205. kfree(pwm);
  206. return ret;
  207. }
  208. static int __devexit mxc_pwm_remove(struct platform_device *pdev)
  209. {
  210. struct pwm_device *pwm;
  211. struct resource *r;
  212. pwm = platform_get_drvdata(pdev);
  213. if (pwm == NULL)
  214. return -ENODEV;
  215. mutex_lock(&pwm_lock);
  216. list_del(&pwm->node);
  217. mutex_unlock(&pwm_lock);
  218. iounmap(pwm->mmio_base);
  219. r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  220. release_mem_region(r->start, r->end - r->start + 1);
  221. clk_put(pwm->clk);
  222. kfree(pwm);
  223. return 0;
  224. }
  225. static struct platform_driver mxc_pwm_driver = {
  226. .driver = {
  227. .name = "mxc_pwm",
  228. },
  229. .probe = mxc_pwm_probe,
  230. .remove = __devexit_p(mxc_pwm_remove),
  231. };
  232. static int __init mxc_pwm_init(void)
  233. {
  234. return platform_driver_register(&mxc_pwm_driver);
  235. }
  236. arch_initcall(mxc_pwm_init);
  237. static void __exit mxc_pwm_exit(void)
  238. {
  239. platform_driver_unregister(&mxc_pwm_driver);
  240. }
  241. module_exit(mxc_pwm_exit);
  242. MODULE_LICENSE("GPL v2");
  243. MODULE_AUTHOR("Sascha Hauer <s.hauer@pengutronix.de>");