apply.c 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. /*
  65. * True if overlay is to be enabled. Used to check and calculate configs
  66. * for the overlay before it is enabled in the HW.
  67. */
  68. bool enabling;
  69. };
  70. struct mgr_priv_data {
  71. bool user_info_dirty;
  72. struct omap_overlay_manager_info user_info;
  73. bool info_dirty;
  74. struct omap_overlay_manager_info info;
  75. bool shadow_info_dirty;
  76. /* If true, GO bit is up and shadow registers cannot be written.
  77. * Never true for manual update displays */
  78. bool busy;
  79. /* If true, dispc output is enabled */
  80. bool updating;
  81. /* If true, a display is enabled using this manager */
  82. bool enabled;
  83. };
  84. static struct {
  85. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  86. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  87. bool irq_enabled;
  88. } dss_data;
  89. /* protects dss_data */
  90. static spinlock_t data_lock;
  91. /* lock for blocking functions */
  92. static DEFINE_MUTEX(apply_lock);
  93. static DECLARE_COMPLETION(extra_updated_completion);
  94. static void dss_register_vsync_isr(void);
  95. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  96. {
  97. return &dss_data.ovl_priv_data_array[ovl->id];
  98. }
  99. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  100. {
  101. return &dss_data.mgr_priv_data_array[mgr->id];
  102. }
  103. void dss_apply_init(void)
  104. {
  105. const int num_ovls = dss_feat_get_num_ovls();
  106. int i;
  107. spin_lock_init(&data_lock);
  108. for (i = 0; i < num_ovls; ++i) {
  109. struct ovl_priv_data *op;
  110. op = &dss_data.ovl_priv_data_array[i];
  111. op->info.global_alpha = 255;
  112. switch (i) {
  113. case 0:
  114. op->info.zorder = 0;
  115. break;
  116. case 1:
  117. op->info.zorder =
  118. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  119. break;
  120. case 2:
  121. op->info.zorder =
  122. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  123. break;
  124. case 3:
  125. op->info.zorder =
  126. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  127. break;
  128. }
  129. op->user_info = op->info;
  130. }
  131. }
  132. static bool ovl_manual_update(struct omap_overlay *ovl)
  133. {
  134. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  135. }
  136. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  137. {
  138. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  139. }
  140. /* Check if overlay parameters are compatible with display */
  141. static int dss_ovl_check(struct omap_overlay *ovl,
  142. struct omap_overlay_info *info, struct omap_dss_device *dssdev)
  143. {
  144. u16 outw, outh;
  145. u16 dw, dh;
  146. if (dssdev == NULL)
  147. return 0;
  148. dssdev->driver->get_resolution(dssdev, &dw, &dh);
  149. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  150. outw = info->width;
  151. outh = info->height;
  152. } else {
  153. if (info->out_width == 0)
  154. outw = info->width;
  155. else
  156. outw = info->out_width;
  157. if (info->out_height == 0)
  158. outh = info->height;
  159. else
  160. outh = info->out_height;
  161. }
  162. if (dw < info->pos_x + outw) {
  163. DSSERR("overlay %d horizontally not inside the display area "
  164. "(%d + %d >= %d)\n",
  165. ovl->id, info->pos_x, outw, dw);
  166. return -EINVAL;
  167. }
  168. if (dh < info->pos_y + outh) {
  169. DSSERR("overlay %d vertically not inside the display area "
  170. "(%d + %d >= %d)\n",
  171. ovl->id, info->pos_y, outh, dh);
  172. return -EINVAL;
  173. }
  174. return 0;
  175. }
  176. static int dss_mgr_check_zorder(struct omap_overlay_manager *mgr,
  177. struct omap_overlay_info **overlay_infos)
  178. {
  179. struct omap_overlay *ovl1, *ovl2;
  180. struct omap_overlay_info *info1, *info2;
  181. list_for_each_entry(ovl1, &mgr->overlays, list) {
  182. info1 = overlay_infos[ovl1->id];
  183. if (info1 == NULL)
  184. continue;
  185. list_for_each_entry(ovl2, &mgr->overlays, list) {
  186. if (ovl1 == ovl2)
  187. continue;
  188. info2 = overlay_infos[ovl2->id];
  189. if (info2 == NULL)
  190. continue;
  191. if (info1->zorder == info2->zorder) {
  192. DSSERR("overlays %d and %d have the same "
  193. "zorder %d\n",
  194. ovl1->id, ovl2->id, info1->zorder);
  195. return -EINVAL;
  196. }
  197. }
  198. }
  199. return 0;
  200. }
  201. static int dss_mgr_check(struct omap_overlay_manager *mgr,
  202. struct omap_dss_device *dssdev,
  203. struct omap_overlay_manager_info *info,
  204. struct omap_overlay_info **overlay_infos)
  205. {
  206. struct omap_overlay *ovl;
  207. int r;
  208. if (dss_has_feature(FEAT_ALPHA_FREE_ZORDER)) {
  209. r = dss_mgr_check_zorder(mgr, overlay_infos);
  210. if (r)
  211. return r;
  212. }
  213. list_for_each_entry(ovl, &mgr->overlays, list) {
  214. struct omap_overlay_info *oi;
  215. int r;
  216. oi = overlay_infos[ovl->id];
  217. if (oi == NULL)
  218. continue;
  219. r = dss_ovl_check(ovl, oi, dssdev);
  220. if (r)
  221. return r;
  222. }
  223. return 0;
  224. }
  225. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  226. struct omap_dss_device *dssdev, bool applying)
  227. {
  228. struct omap_overlay_info *oi;
  229. struct omap_overlay_manager_info *mi;
  230. struct omap_overlay *ovl;
  231. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  232. struct ovl_priv_data *op;
  233. struct mgr_priv_data *mp;
  234. mp = get_mgr_priv(mgr);
  235. if (applying && mp->user_info_dirty)
  236. mi = &mp->user_info;
  237. else
  238. mi = &mp->info;
  239. /* collect the infos to be tested into the array */
  240. list_for_each_entry(ovl, &mgr->overlays, list) {
  241. op = get_ovl_priv(ovl);
  242. if (!op->enabled && !op->enabling)
  243. oi = NULL;
  244. else if (applying && op->user_info_dirty)
  245. oi = &op->user_info;
  246. else
  247. oi = &op->info;
  248. ois[ovl->id] = oi;
  249. }
  250. return dss_mgr_check(mgr, dssdev, mi, ois);
  251. }
  252. /*
  253. * check manager and overlay settings using overlay_info from data->info
  254. */
  255. static int dss_check_settings(struct omap_overlay_manager *mgr,
  256. struct omap_dss_device *dssdev)
  257. {
  258. return dss_check_settings_low(mgr, dssdev, false);
  259. }
  260. /*
  261. * check manager and overlay settings using overlay_info from ovl->info if
  262. * dirty and from data->info otherwise
  263. */
  264. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  265. struct omap_dss_device *dssdev)
  266. {
  267. return dss_check_settings_low(mgr, dssdev, true);
  268. }
  269. static bool need_isr(void)
  270. {
  271. const int num_mgrs = dss_feat_get_num_mgrs();
  272. int i;
  273. for (i = 0; i < num_mgrs; ++i) {
  274. struct omap_overlay_manager *mgr;
  275. struct mgr_priv_data *mp;
  276. struct omap_overlay *ovl;
  277. mgr = omap_dss_get_overlay_manager(i);
  278. mp = get_mgr_priv(mgr);
  279. if (!mp->enabled)
  280. continue;
  281. if (mgr_manual_update(mgr)) {
  282. /* to catch FRAMEDONE */
  283. if (mp->updating)
  284. return true;
  285. } else {
  286. /* to catch GO bit going down */
  287. if (mp->busy)
  288. return true;
  289. /* to write new values to registers */
  290. if (mp->info_dirty)
  291. return true;
  292. /* to set GO bit */
  293. if (mp->shadow_info_dirty)
  294. return true;
  295. list_for_each_entry(ovl, &mgr->overlays, list) {
  296. struct ovl_priv_data *op;
  297. op = get_ovl_priv(ovl);
  298. /*
  299. * NOTE: we check extra_info flags even for
  300. * disabled overlays, as extra_infos need to be
  301. * always written.
  302. */
  303. /* to write new values to registers */
  304. if (op->extra_info_dirty)
  305. return true;
  306. /* to set GO bit */
  307. if (op->shadow_extra_info_dirty)
  308. return true;
  309. if (!op->enabled)
  310. continue;
  311. /* to write new values to registers */
  312. if (op->info_dirty)
  313. return true;
  314. /* to set GO bit */
  315. if (op->shadow_info_dirty)
  316. return true;
  317. }
  318. }
  319. }
  320. return false;
  321. }
  322. static bool need_go(struct omap_overlay_manager *mgr)
  323. {
  324. struct omap_overlay *ovl;
  325. struct mgr_priv_data *mp;
  326. struct ovl_priv_data *op;
  327. mp = get_mgr_priv(mgr);
  328. if (mp->shadow_info_dirty)
  329. return true;
  330. list_for_each_entry(ovl, &mgr->overlays, list) {
  331. op = get_ovl_priv(ovl);
  332. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  333. return true;
  334. }
  335. return false;
  336. }
  337. /* returns true if an extra_info field is currently being updated */
  338. static bool extra_info_update_ongoing(void)
  339. {
  340. const int num_ovls = omap_dss_get_num_overlays();
  341. struct ovl_priv_data *op;
  342. struct omap_overlay *ovl;
  343. struct mgr_priv_data *mp;
  344. int i;
  345. for (i = 0; i < num_ovls; ++i) {
  346. ovl = omap_dss_get_overlay(i);
  347. op = get_ovl_priv(ovl);
  348. mp = get_mgr_priv(ovl->manager);
  349. if (!mp->enabled)
  350. continue;
  351. if (!mp->updating)
  352. continue;
  353. if (op->extra_info_dirty || op->shadow_extra_info_dirty)
  354. return true;
  355. }
  356. return false;
  357. }
  358. /* wait until no extra_info updates are pending */
  359. static void wait_pending_extra_info_updates(void)
  360. {
  361. bool updating;
  362. unsigned long flags;
  363. unsigned long t;
  364. spin_lock_irqsave(&data_lock, flags);
  365. updating = extra_info_update_ongoing();
  366. if (!updating) {
  367. spin_unlock_irqrestore(&data_lock, flags);
  368. return;
  369. }
  370. init_completion(&extra_updated_completion);
  371. spin_unlock_irqrestore(&data_lock, flags);
  372. t = msecs_to_jiffies(500);
  373. wait_for_completion_timeout(&extra_updated_completion, t);
  374. updating = extra_info_update_ongoing();
  375. WARN_ON(updating);
  376. }
  377. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  378. {
  379. unsigned long timeout = msecs_to_jiffies(500);
  380. struct mgr_priv_data *mp;
  381. u32 irq;
  382. int r;
  383. int i;
  384. struct omap_dss_device *dssdev = mgr->device;
  385. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  386. return 0;
  387. if (mgr_manual_update(mgr))
  388. return 0;
  389. irq = dispc_mgr_get_vsync_irq(mgr->id);
  390. mp = get_mgr_priv(mgr);
  391. i = 0;
  392. while (1) {
  393. unsigned long flags;
  394. bool shadow_dirty, dirty;
  395. spin_lock_irqsave(&data_lock, flags);
  396. dirty = mp->info_dirty;
  397. shadow_dirty = mp->shadow_info_dirty;
  398. spin_unlock_irqrestore(&data_lock, flags);
  399. if (!dirty && !shadow_dirty) {
  400. r = 0;
  401. break;
  402. }
  403. /* 4 iterations is the worst case:
  404. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  405. * 2 - first VSYNC, dirty = true
  406. * 3 - dirty = false, shadow_dirty = true
  407. * 4 - shadow_dirty = false */
  408. if (i++ == 3) {
  409. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  410. mgr->id);
  411. r = 0;
  412. break;
  413. }
  414. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  415. if (r == -ERESTARTSYS)
  416. break;
  417. if (r) {
  418. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  419. break;
  420. }
  421. }
  422. return r;
  423. }
  424. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  425. {
  426. unsigned long timeout = msecs_to_jiffies(500);
  427. struct ovl_priv_data *op;
  428. struct omap_dss_device *dssdev;
  429. u32 irq;
  430. int r;
  431. int i;
  432. if (!ovl->manager)
  433. return 0;
  434. dssdev = ovl->manager->device;
  435. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  436. return 0;
  437. if (ovl_manual_update(ovl))
  438. return 0;
  439. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  440. op = get_ovl_priv(ovl);
  441. i = 0;
  442. while (1) {
  443. unsigned long flags;
  444. bool shadow_dirty, dirty;
  445. spin_lock_irqsave(&data_lock, flags);
  446. dirty = op->info_dirty;
  447. shadow_dirty = op->shadow_info_dirty;
  448. spin_unlock_irqrestore(&data_lock, flags);
  449. if (!dirty && !shadow_dirty) {
  450. r = 0;
  451. break;
  452. }
  453. /* 4 iterations is the worst case:
  454. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  455. * 2 - first VSYNC, dirty = true
  456. * 3 - dirty = false, shadow_dirty = true
  457. * 4 - shadow_dirty = false */
  458. if (i++ == 3) {
  459. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  460. ovl->id);
  461. r = 0;
  462. break;
  463. }
  464. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  465. if (r == -ERESTARTSYS)
  466. break;
  467. if (r) {
  468. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  469. break;
  470. }
  471. }
  472. return r;
  473. }
  474. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  475. {
  476. struct ovl_priv_data *op = get_ovl_priv(ovl);
  477. struct omap_overlay_info *oi;
  478. bool ilace, replication;
  479. struct mgr_priv_data *mp;
  480. int r;
  481. DSSDBGF("%d", ovl->id);
  482. if (!op->enabled || !op->info_dirty)
  483. return;
  484. oi = &op->info;
  485. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  486. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  487. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  488. if (r) {
  489. /*
  490. * We can't do much here, as this function can be called from
  491. * vsync interrupt.
  492. */
  493. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  494. /* This will leave fifo configurations in a nonoptimal state */
  495. op->enabled = false;
  496. dispc_ovl_enable(ovl->id, false);
  497. return;
  498. }
  499. mp = get_mgr_priv(ovl->manager);
  500. op->info_dirty = false;
  501. if (mp->updating)
  502. op->shadow_info_dirty = true;
  503. }
  504. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  505. {
  506. struct ovl_priv_data *op = get_ovl_priv(ovl);
  507. struct mgr_priv_data *mp;
  508. DSSDBGF("%d", ovl->id);
  509. if (!op->extra_info_dirty)
  510. return;
  511. /* note: write also when op->enabled == false, so that the ovl gets
  512. * disabled */
  513. dispc_ovl_enable(ovl->id, op->enabled);
  514. dispc_ovl_set_channel_out(ovl->id, op->channel);
  515. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  516. mp = get_mgr_priv(ovl->manager);
  517. op->extra_info_dirty = false;
  518. if (mp->updating)
  519. op->shadow_extra_info_dirty = true;
  520. }
  521. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  522. {
  523. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  524. struct omap_overlay *ovl;
  525. DSSDBGF("%d", mgr->id);
  526. if (!mp->enabled)
  527. return;
  528. WARN_ON(mp->busy);
  529. /* Commit overlay settings */
  530. list_for_each_entry(ovl, &mgr->overlays, list) {
  531. dss_ovl_write_regs(ovl);
  532. dss_ovl_write_regs_extra(ovl);
  533. }
  534. if (mp->info_dirty) {
  535. dispc_mgr_setup(mgr->id, &mp->info);
  536. mp->info_dirty = false;
  537. if (mp->updating)
  538. mp->shadow_info_dirty = true;
  539. }
  540. }
  541. static void dss_write_regs(void)
  542. {
  543. const int num_mgrs = omap_dss_get_num_overlay_managers();
  544. int i;
  545. for (i = 0; i < num_mgrs; ++i) {
  546. struct omap_overlay_manager *mgr;
  547. struct mgr_priv_data *mp;
  548. int r;
  549. mgr = omap_dss_get_overlay_manager(i);
  550. mp = get_mgr_priv(mgr);
  551. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  552. continue;
  553. r = dss_check_settings(mgr, mgr->device);
  554. if (r) {
  555. DSSERR("cannot write registers for manager %s: "
  556. "illegal configuration\n", mgr->name);
  557. continue;
  558. }
  559. dss_mgr_write_regs(mgr);
  560. }
  561. }
  562. static void dss_set_go_bits(void)
  563. {
  564. const int num_mgrs = omap_dss_get_num_overlay_managers();
  565. int i;
  566. for (i = 0; i < num_mgrs; ++i) {
  567. struct omap_overlay_manager *mgr;
  568. struct mgr_priv_data *mp;
  569. mgr = omap_dss_get_overlay_manager(i);
  570. mp = get_mgr_priv(mgr);
  571. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  572. continue;
  573. if (!need_go(mgr))
  574. continue;
  575. mp->busy = true;
  576. if (!dss_data.irq_enabled && need_isr())
  577. dss_register_vsync_isr();
  578. dispc_mgr_go(mgr->id);
  579. }
  580. }
  581. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  582. {
  583. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  584. unsigned long flags;
  585. int r;
  586. spin_lock_irqsave(&data_lock, flags);
  587. WARN_ON(mp->updating);
  588. r = dss_check_settings(mgr, mgr->device);
  589. if (r) {
  590. DSSERR("cannot start manual update: illegal configuration\n");
  591. spin_unlock_irqrestore(&data_lock, flags);
  592. return;
  593. }
  594. dss_mgr_write_regs(mgr);
  595. mp->updating = true;
  596. if (!dss_data.irq_enabled && need_isr())
  597. dss_register_vsync_isr();
  598. dispc_mgr_enable(mgr->id, true);
  599. spin_unlock_irqrestore(&data_lock, flags);
  600. }
  601. static void dss_apply_irq_handler(void *data, u32 mask);
  602. static void dss_register_vsync_isr(void)
  603. {
  604. const int num_mgrs = dss_feat_get_num_mgrs();
  605. u32 mask;
  606. int r, i;
  607. mask = 0;
  608. for (i = 0; i < num_mgrs; ++i)
  609. mask |= dispc_mgr_get_vsync_irq(i);
  610. for (i = 0; i < num_mgrs; ++i)
  611. mask |= dispc_mgr_get_framedone_irq(i);
  612. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  613. WARN_ON(r);
  614. dss_data.irq_enabled = true;
  615. }
  616. static void dss_unregister_vsync_isr(void)
  617. {
  618. const int num_mgrs = dss_feat_get_num_mgrs();
  619. u32 mask;
  620. int r, i;
  621. mask = 0;
  622. for (i = 0; i < num_mgrs; ++i)
  623. mask |= dispc_mgr_get_vsync_irq(i);
  624. for (i = 0; i < num_mgrs; ++i)
  625. mask |= dispc_mgr_get_framedone_irq(i);
  626. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  627. WARN_ON(r);
  628. dss_data.irq_enabled = false;
  629. }
  630. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  631. {
  632. struct omap_overlay *ovl;
  633. struct mgr_priv_data *mp;
  634. struct ovl_priv_data *op;
  635. mp = get_mgr_priv(mgr);
  636. mp->shadow_info_dirty = false;
  637. list_for_each_entry(ovl, &mgr->overlays, list) {
  638. op = get_ovl_priv(ovl);
  639. op->shadow_info_dirty = false;
  640. op->shadow_extra_info_dirty = false;
  641. }
  642. }
  643. static void dss_apply_irq_handler(void *data, u32 mask)
  644. {
  645. const int num_mgrs = dss_feat_get_num_mgrs();
  646. int i;
  647. bool extra_updating;
  648. spin_lock(&data_lock);
  649. /* clear busy, updating flags, shadow_dirty flags */
  650. for (i = 0; i < num_mgrs; i++) {
  651. struct omap_overlay_manager *mgr;
  652. struct mgr_priv_data *mp;
  653. bool was_updating;
  654. mgr = omap_dss_get_overlay_manager(i);
  655. mp = get_mgr_priv(mgr);
  656. if (!mp->enabled)
  657. continue;
  658. was_updating = mp->updating;
  659. mp->updating = dispc_mgr_is_enabled(i);
  660. if (!mgr_manual_update(mgr)) {
  661. bool was_busy = mp->busy;
  662. mp->busy = dispc_mgr_go_busy(i);
  663. if (was_busy && !mp->busy)
  664. mgr_clear_shadow_dirty(mgr);
  665. } else {
  666. if (was_updating && !mp->updating)
  667. mgr_clear_shadow_dirty(mgr);
  668. }
  669. }
  670. dss_write_regs();
  671. dss_set_go_bits();
  672. extra_updating = extra_info_update_ongoing();
  673. if (!extra_updating)
  674. complete_all(&extra_updated_completion);
  675. if (!need_isr())
  676. dss_unregister_vsync_isr();
  677. spin_unlock(&data_lock);
  678. }
  679. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  680. {
  681. struct ovl_priv_data *op;
  682. op = get_ovl_priv(ovl);
  683. if (!op->user_info_dirty)
  684. return;
  685. op->user_info_dirty = false;
  686. op->info_dirty = true;
  687. op->info = op->user_info;
  688. }
  689. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  690. {
  691. struct mgr_priv_data *mp;
  692. mp = get_mgr_priv(mgr);
  693. if (!mp->user_info_dirty)
  694. return;
  695. mp->user_info_dirty = false;
  696. mp->info_dirty = true;
  697. mp->info = mp->user_info;
  698. }
  699. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  700. {
  701. unsigned long flags;
  702. struct omap_overlay *ovl;
  703. int r;
  704. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  705. spin_lock_irqsave(&data_lock, flags);
  706. r = dss_check_settings_apply(mgr, mgr->device);
  707. if (r) {
  708. spin_unlock_irqrestore(&data_lock, flags);
  709. DSSERR("failed to apply settings: illegal configuration.\n");
  710. return r;
  711. }
  712. /* Configure overlays */
  713. list_for_each_entry(ovl, &mgr->overlays, list)
  714. omap_dss_mgr_apply_ovl(ovl);
  715. /* Configure manager */
  716. omap_dss_mgr_apply_mgr(mgr);
  717. dss_write_regs();
  718. dss_set_go_bits();
  719. spin_unlock_irqrestore(&data_lock, flags);
  720. return 0;
  721. }
  722. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  723. {
  724. struct ovl_priv_data *op;
  725. op = get_ovl_priv(ovl);
  726. if (op->enabled == enable)
  727. return;
  728. op->enabled = enable;
  729. op->extra_info_dirty = true;
  730. }
  731. static void dss_apply_ovl_fifo_thresholds(struct omap_overlay *ovl,
  732. u32 fifo_low, u32 fifo_high)
  733. {
  734. struct ovl_priv_data *op = get_ovl_priv(ovl);
  735. if (op->fifo_low == fifo_low && op->fifo_high == fifo_high)
  736. return;
  737. op->fifo_low = fifo_low;
  738. op->fifo_high = fifo_high;
  739. op->extra_info_dirty = true;
  740. }
  741. static void dss_ovl_setup_fifo(struct omap_overlay *ovl)
  742. {
  743. struct ovl_priv_data *op = get_ovl_priv(ovl);
  744. struct omap_dss_device *dssdev;
  745. u32 size, burst_size;
  746. u32 fifo_low, fifo_high;
  747. if (!op->enabled && !op->enabling)
  748. return;
  749. dssdev = ovl->manager->device;
  750. size = dispc_ovl_get_fifo_size(ovl->id);
  751. burst_size = dispc_ovl_get_burst_size(ovl->id);
  752. switch (dssdev->type) {
  753. case OMAP_DISPLAY_TYPE_DPI:
  754. case OMAP_DISPLAY_TYPE_DBI:
  755. case OMAP_DISPLAY_TYPE_SDI:
  756. case OMAP_DISPLAY_TYPE_VENC:
  757. case OMAP_DISPLAY_TYPE_HDMI:
  758. default_get_overlay_fifo_thresholds(ovl->id, size,
  759. burst_size, &fifo_low, &fifo_high);
  760. break;
  761. #ifdef CONFIG_OMAP2_DSS_DSI
  762. case OMAP_DISPLAY_TYPE_DSI:
  763. dsi_get_overlay_fifo_thresholds(ovl->id, size,
  764. burst_size, &fifo_low, &fifo_high);
  765. break;
  766. #endif
  767. default:
  768. BUG();
  769. }
  770. dss_apply_ovl_fifo_thresholds(ovl, fifo_low, fifo_high);
  771. }
  772. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr)
  773. {
  774. struct omap_overlay *ovl;
  775. struct mgr_priv_data *mp;
  776. mp = get_mgr_priv(mgr);
  777. if (!mp->enabled)
  778. return;
  779. list_for_each_entry(ovl, &mgr->overlays, list)
  780. dss_ovl_setup_fifo(ovl);
  781. }
  782. static void dss_setup_fifos(void)
  783. {
  784. const int num_mgrs = omap_dss_get_num_overlay_managers();
  785. struct omap_overlay_manager *mgr;
  786. int i;
  787. for (i = 0; i < num_mgrs; ++i) {
  788. mgr = omap_dss_get_overlay_manager(i);
  789. dss_mgr_setup_fifos(mgr);
  790. }
  791. }
  792. int dss_mgr_enable(struct omap_overlay_manager *mgr)
  793. {
  794. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  795. unsigned long flags;
  796. int r;
  797. mutex_lock(&apply_lock);
  798. if (mp->enabled)
  799. goto out;
  800. spin_lock_irqsave(&data_lock, flags);
  801. mp->enabled = true;
  802. r = dss_check_settings(mgr, mgr->device);
  803. if (r) {
  804. DSSERR("failed to enable manager %d: check_settings failed\n",
  805. mgr->id);
  806. goto err;
  807. }
  808. dss_setup_fifos();
  809. dss_write_regs();
  810. dss_set_go_bits();
  811. if (!mgr_manual_update(mgr))
  812. mp->updating = true;
  813. spin_unlock_irqrestore(&data_lock, flags);
  814. if (!mgr_manual_update(mgr))
  815. dispc_mgr_enable(mgr->id, true);
  816. out:
  817. mutex_unlock(&apply_lock);
  818. return 0;
  819. err:
  820. mp->enabled = false;
  821. spin_unlock_irqrestore(&data_lock, flags);
  822. mutex_unlock(&apply_lock);
  823. return r;
  824. }
  825. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  826. {
  827. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  828. unsigned long flags;
  829. mutex_lock(&apply_lock);
  830. if (!mp->enabled)
  831. goto out;
  832. if (!mgr_manual_update(mgr))
  833. dispc_mgr_enable(mgr->id, false);
  834. spin_lock_irqsave(&data_lock, flags);
  835. mp->updating = false;
  836. mp->enabled = false;
  837. spin_unlock_irqrestore(&data_lock, flags);
  838. out:
  839. mutex_unlock(&apply_lock);
  840. }
  841. static int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
  842. const struct omap_overlay_manager_info *info)
  843. {
  844. if (dss_has_feature(FEAT_ALPHA_FIXED_ZORDER)) {
  845. /*
  846. * OMAP3 supports only graphics source transparency color key
  847. * and alpha blending simultaneously. See TRM 15.4.2.4.2.2
  848. * Alpha Mode.
  849. */
  850. if (info->partial_alpha_enabled && info->trans_enabled
  851. && info->trans_key_type != OMAP_DSS_COLOR_KEY_GFX_DST) {
  852. DSSERR("check_manager: illegal transparency key\n");
  853. return -EINVAL;
  854. }
  855. }
  856. return 0;
  857. }
  858. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  859. struct omap_overlay_manager_info *info)
  860. {
  861. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  862. unsigned long flags;
  863. int r;
  864. r = dss_mgr_simple_check(mgr, info);
  865. if (r)
  866. return r;
  867. spin_lock_irqsave(&data_lock, flags);
  868. mp->user_info = *info;
  869. mp->user_info_dirty = true;
  870. spin_unlock_irqrestore(&data_lock, flags);
  871. return 0;
  872. }
  873. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  874. struct omap_overlay_manager_info *info)
  875. {
  876. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  877. unsigned long flags;
  878. spin_lock_irqsave(&data_lock, flags);
  879. *info = mp->user_info;
  880. spin_unlock_irqrestore(&data_lock, flags);
  881. }
  882. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  883. struct omap_dss_device *dssdev)
  884. {
  885. int r;
  886. mutex_lock(&apply_lock);
  887. if (dssdev->manager) {
  888. DSSERR("display '%s' already has a manager '%s'\n",
  889. dssdev->name, dssdev->manager->name);
  890. r = -EINVAL;
  891. goto err;
  892. }
  893. if ((mgr->supported_displays & dssdev->type) == 0) {
  894. DSSERR("display '%s' does not support manager '%s'\n",
  895. dssdev->name, mgr->name);
  896. r = -EINVAL;
  897. goto err;
  898. }
  899. dssdev->manager = mgr;
  900. mgr->device = dssdev;
  901. mutex_unlock(&apply_lock);
  902. return 0;
  903. err:
  904. mutex_unlock(&apply_lock);
  905. return r;
  906. }
  907. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  908. {
  909. int r;
  910. mutex_lock(&apply_lock);
  911. if (!mgr->device) {
  912. DSSERR("failed to unset display, display not set.\n");
  913. r = -EINVAL;
  914. goto err;
  915. }
  916. /*
  917. * Don't allow currently enabled displays to have the overlay manager
  918. * pulled out from underneath them
  919. */
  920. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  921. r = -EINVAL;
  922. goto err;
  923. }
  924. mgr->device->manager = NULL;
  925. mgr->device = NULL;
  926. mutex_unlock(&apply_lock);
  927. return 0;
  928. err:
  929. mutex_unlock(&apply_lock);
  930. return r;
  931. }
  932. static int dss_ovl_simple_check(struct omap_overlay *ovl,
  933. const struct omap_overlay_info *info)
  934. {
  935. if (info->paddr == 0) {
  936. DSSERR("check_overlay: paddr cannot be 0\n");
  937. return -EINVAL;
  938. }
  939. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  940. if (info->out_width != 0 && info->width != info->out_width) {
  941. DSSERR("check_overlay: overlay %d doesn't support "
  942. "scaling\n", ovl->id);
  943. return -EINVAL;
  944. }
  945. if (info->out_height != 0 && info->height != info->out_height) {
  946. DSSERR("check_overlay: overlay %d doesn't support "
  947. "scaling\n", ovl->id);
  948. return -EINVAL;
  949. }
  950. }
  951. if ((ovl->supported_modes & info->color_mode) == 0) {
  952. DSSERR("check_overlay: overlay %d doesn't support mode %d\n",
  953. ovl->id, info->color_mode);
  954. return -EINVAL;
  955. }
  956. if (info->zorder >= omap_dss_get_num_overlays()) {
  957. DSSERR("check_overlay: zorder %d too high\n", info->zorder);
  958. return -EINVAL;
  959. }
  960. return 0;
  961. }
  962. int dss_ovl_set_info(struct omap_overlay *ovl,
  963. struct omap_overlay_info *info)
  964. {
  965. struct ovl_priv_data *op = get_ovl_priv(ovl);
  966. unsigned long flags;
  967. int r;
  968. r = dss_ovl_simple_check(ovl, info);
  969. if (r)
  970. return r;
  971. spin_lock_irqsave(&data_lock, flags);
  972. op->user_info = *info;
  973. op->user_info_dirty = true;
  974. spin_unlock_irqrestore(&data_lock, flags);
  975. return 0;
  976. }
  977. void dss_ovl_get_info(struct omap_overlay *ovl,
  978. struct omap_overlay_info *info)
  979. {
  980. struct ovl_priv_data *op = get_ovl_priv(ovl);
  981. unsigned long flags;
  982. spin_lock_irqsave(&data_lock, flags);
  983. *info = op->user_info;
  984. spin_unlock_irqrestore(&data_lock, flags);
  985. }
  986. int dss_ovl_set_manager(struct omap_overlay *ovl,
  987. struct omap_overlay_manager *mgr)
  988. {
  989. struct ovl_priv_data *op = get_ovl_priv(ovl);
  990. unsigned long flags;
  991. int r;
  992. if (!mgr)
  993. return -EINVAL;
  994. mutex_lock(&apply_lock);
  995. if (ovl->manager) {
  996. DSSERR("overlay '%s' already has a manager '%s'\n",
  997. ovl->name, ovl->manager->name);
  998. r = -EINVAL;
  999. goto err;
  1000. }
  1001. spin_lock_irqsave(&data_lock, flags);
  1002. if (op->enabled) {
  1003. spin_unlock_irqrestore(&data_lock, flags);
  1004. DSSERR("overlay has to be disabled to change the manager\n");
  1005. r = -EINVAL;
  1006. goto err;
  1007. }
  1008. op->channel = mgr->id;
  1009. op->extra_info_dirty = true;
  1010. ovl->manager = mgr;
  1011. list_add_tail(&ovl->list, &mgr->overlays);
  1012. spin_unlock_irqrestore(&data_lock, flags);
  1013. /* XXX: When there is an overlay on a DSI manual update display, and
  1014. * the overlay is first disabled, then moved to tv, and enabled, we
  1015. * seem to get SYNC_LOST_DIGIT error.
  1016. *
  1017. * Waiting doesn't seem to help, but updating the manual update display
  1018. * after disabling the overlay seems to fix this. This hints that the
  1019. * overlay is perhaps somehow tied to the LCD output until the output
  1020. * is updated.
  1021. *
  1022. * Userspace workaround for this is to update the LCD after disabling
  1023. * the overlay, but before moving the overlay to TV.
  1024. */
  1025. mutex_unlock(&apply_lock);
  1026. return 0;
  1027. err:
  1028. mutex_unlock(&apply_lock);
  1029. return r;
  1030. }
  1031. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  1032. {
  1033. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1034. unsigned long flags;
  1035. int r;
  1036. mutex_lock(&apply_lock);
  1037. if (!ovl->manager) {
  1038. DSSERR("failed to detach overlay: manager not set\n");
  1039. r = -EINVAL;
  1040. goto err;
  1041. }
  1042. spin_lock_irqsave(&data_lock, flags);
  1043. if (op->enabled) {
  1044. spin_unlock_irqrestore(&data_lock, flags);
  1045. DSSERR("overlay has to be disabled to unset the manager\n");
  1046. r = -EINVAL;
  1047. goto err;
  1048. }
  1049. op->channel = -1;
  1050. ovl->manager = NULL;
  1051. list_del(&ovl->list);
  1052. spin_unlock_irqrestore(&data_lock, flags);
  1053. mutex_unlock(&apply_lock);
  1054. return 0;
  1055. err:
  1056. mutex_unlock(&apply_lock);
  1057. return r;
  1058. }
  1059. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  1060. {
  1061. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1062. unsigned long flags;
  1063. bool e;
  1064. spin_lock_irqsave(&data_lock, flags);
  1065. e = op->enabled;
  1066. spin_unlock_irqrestore(&data_lock, flags);
  1067. return e;
  1068. }
  1069. int dss_ovl_enable(struct omap_overlay *ovl)
  1070. {
  1071. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1072. unsigned long flags;
  1073. int r;
  1074. mutex_lock(&apply_lock);
  1075. if (op->enabled) {
  1076. r = 0;
  1077. goto err1;
  1078. }
  1079. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1080. r = -EINVAL;
  1081. goto err1;
  1082. }
  1083. spin_lock_irqsave(&data_lock, flags);
  1084. op->enabling = true;
  1085. r = dss_check_settings(ovl->manager, ovl->manager->device);
  1086. if (r) {
  1087. DSSERR("failed to enable overlay %d: check_settings failed\n",
  1088. ovl->id);
  1089. goto err2;
  1090. }
  1091. dss_setup_fifos();
  1092. op->enabling = false;
  1093. dss_apply_ovl_enable(ovl, true);
  1094. dss_write_regs();
  1095. dss_set_go_bits();
  1096. spin_unlock_irqrestore(&data_lock, flags);
  1097. mutex_unlock(&apply_lock);
  1098. return 0;
  1099. err2:
  1100. op->enabling = false;
  1101. spin_unlock_irqrestore(&data_lock, flags);
  1102. err1:
  1103. mutex_unlock(&apply_lock);
  1104. return r;
  1105. }
  1106. int dss_ovl_disable(struct omap_overlay *ovl)
  1107. {
  1108. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1109. unsigned long flags;
  1110. int r;
  1111. mutex_lock(&apply_lock);
  1112. if (!op->enabled) {
  1113. r = 0;
  1114. goto err;
  1115. }
  1116. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1117. r = -EINVAL;
  1118. goto err;
  1119. }
  1120. spin_lock_irqsave(&data_lock, flags);
  1121. dss_apply_ovl_enable(ovl, false);
  1122. dss_write_regs();
  1123. dss_set_go_bits();
  1124. spin_unlock_irqrestore(&data_lock, flags);
  1125. mutex_unlock(&apply_lock);
  1126. return 0;
  1127. err:
  1128. mutex_unlock(&apply_lock);
  1129. return r;
  1130. }