drm_mode.h 9.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346
  1. /*
  2. * Copyright (c) 2007 Dave Airlie <airlied@linux.ie>
  3. * Copyright (c) 2007 Jakob Bornecrantz <wallbraker@gmail.com>
  4. * Copyright (c) 2008 Red Hat Inc.
  5. * Copyright (c) 2007-2008 Tungsten Graphics, Inc., Cedar Park, TX., USA
  6. * Copyright (c) 2007-2008 Intel Corporation
  7. *
  8. * Permission is hereby granted, free of charge, to any person obtaining a
  9. * copy of this software and associated documentation files (the "Software"),
  10. * to deal in the Software without restriction, including without limitation
  11. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  12. * and/or sell copies of the Software, and to permit persons to whom the
  13. * Software is furnished to do so, subject to the following conditions:
  14. *
  15. * The above copyright notice and this permission notice shall be included in
  16. * all copies or substantial portions of the Software.
  17. *
  18. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  19. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  20. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  21. * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  22. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  23. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  24. * IN THE SOFTWARE.
  25. */
  26. #ifndef _DRM_MODE_H
  27. #define _DRM_MODE_H
  28. #define DRM_DISPLAY_INFO_LEN 32
  29. #define DRM_CONNECTOR_NAME_LEN 32
  30. #define DRM_DISPLAY_MODE_LEN 32
  31. #define DRM_PROP_NAME_LEN 32
  32. #define DRM_MODE_TYPE_BUILTIN (1<<0)
  33. #define DRM_MODE_TYPE_CLOCK_C ((1<<1) | DRM_MODE_TYPE_BUILTIN)
  34. #define DRM_MODE_TYPE_CRTC_C ((1<<2) | DRM_MODE_TYPE_BUILTIN)
  35. #define DRM_MODE_TYPE_PREFERRED (1<<3)
  36. #define DRM_MODE_TYPE_DEFAULT (1<<4)
  37. #define DRM_MODE_TYPE_USERDEF (1<<5)
  38. #define DRM_MODE_TYPE_DRIVER (1<<6)
  39. /* Video mode flags */
  40. /* bit compatible with the xorg definitions. */
  41. #define DRM_MODE_FLAG_PHSYNC (1<<0)
  42. #define DRM_MODE_FLAG_NHSYNC (1<<1)
  43. #define DRM_MODE_FLAG_PVSYNC (1<<2)
  44. #define DRM_MODE_FLAG_NVSYNC (1<<3)
  45. #define DRM_MODE_FLAG_INTERLACE (1<<4)
  46. #define DRM_MODE_FLAG_DBLSCAN (1<<5)
  47. #define DRM_MODE_FLAG_CSYNC (1<<6)
  48. #define DRM_MODE_FLAG_PCSYNC (1<<7)
  49. #define DRM_MODE_FLAG_NCSYNC (1<<8)
  50. #define DRM_MODE_FLAG_HSKEW (1<<9) /* hskew provided */
  51. #define DRM_MODE_FLAG_BCAST (1<<10)
  52. #define DRM_MODE_FLAG_PIXMUX (1<<11)
  53. #define DRM_MODE_FLAG_DBLCLK (1<<12)
  54. #define DRM_MODE_FLAG_CLKDIV2 (1<<13)
  55. /* DPMS flags */
  56. /* bit compatible with the xorg definitions. */
  57. #define DRM_MODE_DPMS_ON 0
  58. #define DRM_MODE_DPMS_STANDBY 1
  59. #define DRM_MODE_DPMS_SUSPEND 2
  60. #define DRM_MODE_DPMS_OFF 3
  61. /* Scaling mode options */
  62. #define DRM_MODE_SCALE_NONE 0 /* Unmodified timing (display or
  63. software can still scale) */
  64. #define DRM_MODE_SCALE_FULLSCREEN 1 /* Full screen, ignore aspect */
  65. #define DRM_MODE_SCALE_CENTER 2 /* Centered, no scaling */
  66. #define DRM_MODE_SCALE_ASPECT 3 /* Full screen, preserve aspect */
  67. /* Dithering mode options */
  68. #define DRM_MODE_DITHERING_OFF 0
  69. #define DRM_MODE_DITHERING_ON 1
  70. /* Dirty info options */
  71. #define DRM_MODE_DIRTY_OFF 0
  72. #define DRM_MODE_DIRTY_ON 1
  73. #define DRM_MODE_DIRTY_ANNOTATE 2
  74. struct drm_mode_modeinfo {
  75. __u32 clock;
  76. __u16 hdisplay, hsync_start, hsync_end, htotal, hskew;
  77. __u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;
  78. __u32 vrefresh;
  79. __u32 flags;
  80. __u32 type;
  81. char name[DRM_DISPLAY_MODE_LEN];
  82. };
  83. struct drm_mode_card_res {
  84. __u64 fb_id_ptr;
  85. __u64 crtc_id_ptr;
  86. __u64 connector_id_ptr;
  87. __u64 encoder_id_ptr;
  88. __u32 count_fbs;
  89. __u32 count_crtcs;
  90. __u32 count_connectors;
  91. __u32 count_encoders;
  92. __u32 min_width, max_width;
  93. __u32 min_height, max_height;
  94. };
  95. struct drm_mode_crtc {
  96. __u64 set_connectors_ptr;
  97. __u32 count_connectors;
  98. __u32 crtc_id; /**< Id */
  99. __u32 fb_id; /**< Id of framebuffer */
  100. __u32 x, y; /**< Position on the frameuffer */
  101. __u32 gamma_size;
  102. __u32 mode_valid;
  103. struct drm_mode_modeinfo mode;
  104. };
  105. #define DRM_MODE_ENCODER_NONE 0
  106. #define DRM_MODE_ENCODER_DAC 1
  107. #define DRM_MODE_ENCODER_TMDS 2
  108. #define DRM_MODE_ENCODER_LVDS 3
  109. #define DRM_MODE_ENCODER_TVDAC 4
  110. struct drm_mode_get_encoder {
  111. __u32 encoder_id;
  112. __u32 encoder_type;
  113. __u32 crtc_id; /**< Id of crtc */
  114. __u32 possible_crtcs;
  115. __u32 possible_clones;
  116. };
  117. /* This is for connectors with multiple signal types. */
  118. /* Try to match DRM_MODE_CONNECTOR_X as closely as possible. */
  119. #define DRM_MODE_SUBCONNECTOR_Automatic 0
  120. #define DRM_MODE_SUBCONNECTOR_Unknown 0
  121. #define DRM_MODE_SUBCONNECTOR_DVID 3
  122. #define DRM_MODE_SUBCONNECTOR_DVIA 4
  123. #define DRM_MODE_SUBCONNECTOR_Composite 5
  124. #define DRM_MODE_SUBCONNECTOR_SVIDEO 6
  125. #define DRM_MODE_SUBCONNECTOR_Component 8
  126. #define DRM_MODE_SUBCONNECTOR_SCART 9
  127. #define DRM_MODE_CONNECTOR_Unknown 0
  128. #define DRM_MODE_CONNECTOR_VGA 1
  129. #define DRM_MODE_CONNECTOR_DVII 2
  130. #define DRM_MODE_CONNECTOR_DVID 3
  131. #define DRM_MODE_CONNECTOR_DVIA 4
  132. #define DRM_MODE_CONNECTOR_Composite 5
  133. #define DRM_MODE_CONNECTOR_SVIDEO 6
  134. #define DRM_MODE_CONNECTOR_LVDS 7
  135. #define DRM_MODE_CONNECTOR_Component 8
  136. #define DRM_MODE_CONNECTOR_9PinDIN 9
  137. #define DRM_MODE_CONNECTOR_DisplayPort 10
  138. #define DRM_MODE_CONNECTOR_HDMIA 11
  139. #define DRM_MODE_CONNECTOR_HDMIB 12
  140. #define DRM_MODE_CONNECTOR_TV 13
  141. #define DRM_MODE_CONNECTOR_eDP 14
  142. struct drm_mode_get_connector {
  143. __u64 encoders_ptr;
  144. __u64 modes_ptr;
  145. __u64 props_ptr;
  146. __u64 prop_values_ptr;
  147. __u32 count_modes;
  148. __u32 count_props;
  149. __u32 count_encoders;
  150. __u32 encoder_id; /**< Current Encoder */
  151. __u32 connector_id; /**< Id */
  152. __u32 connector_type;
  153. __u32 connector_type_id;
  154. __u32 connection;
  155. __u32 mm_width, mm_height; /**< HxW in millimeters */
  156. __u32 subpixel;
  157. };
  158. #define DRM_MODE_PROP_PENDING (1<<0)
  159. #define DRM_MODE_PROP_RANGE (1<<1)
  160. #define DRM_MODE_PROP_IMMUTABLE (1<<2)
  161. #define DRM_MODE_PROP_ENUM (1<<3) /* enumerated type with text strings */
  162. #define DRM_MODE_PROP_BLOB (1<<4)
  163. struct drm_mode_property_enum {
  164. __u64 value;
  165. char name[DRM_PROP_NAME_LEN];
  166. };
  167. struct drm_mode_get_property {
  168. __u64 values_ptr; /* values and blob lengths */
  169. __u64 enum_blob_ptr; /* enum and blob id ptrs */
  170. __u32 prop_id;
  171. __u32 flags;
  172. char name[DRM_PROP_NAME_LEN];
  173. __u32 count_values;
  174. __u32 count_enum_blobs;
  175. };
  176. struct drm_mode_connector_set_property {
  177. __u64 value;
  178. __u32 prop_id;
  179. __u32 connector_id;
  180. };
  181. struct drm_mode_get_blob {
  182. __u32 blob_id;
  183. __u32 length;
  184. __u64 data;
  185. };
  186. struct drm_mode_fb_cmd {
  187. __u32 fb_id;
  188. __u32 width, height;
  189. __u32 pitch;
  190. __u32 bpp;
  191. __u32 depth;
  192. /* driver specific handle */
  193. __u32 handle;
  194. };
  195. #define DRM_MODE_FB_DIRTY_ANNOTATE_COPY 0x01
  196. #define DRM_MODE_FB_DIRTY_ANNOTATE_FILL 0x02
  197. #define DRM_MODE_FB_DIRTY_FLAGS 0x03
  198. /*
  199. * Mark a region of a framebuffer as dirty.
  200. *
  201. * Some hardware does not automatically update display contents
  202. * as a hardware or software draw to a framebuffer. This ioctl
  203. * allows userspace to tell the kernel and the hardware what
  204. * regions of the framebuffer have changed.
  205. *
  206. * The kernel or hardware is free to update more then just the
  207. * region specified by the clip rects. The kernel or hardware
  208. * may also delay and/or coalesce several calls to dirty into a
  209. * single update.
  210. *
  211. * Userspace may annotate the updates, the annotates are a
  212. * promise made by the caller that the change is either a copy
  213. * of pixels or a fill of a single color in the region specified.
  214. *
  215. * If the DRM_MODE_FB_DIRTY_ANNOTATE_COPY flag is given then
  216. * the number of updated regions are half of num_clips given,
  217. * where the clip rects are paired in src and dst. The width and
  218. * height of each one of the pairs must match.
  219. *
  220. * If the DRM_MODE_FB_DIRTY_ANNOTATE_FILL flag is given the caller
  221. * promises that the region specified of the clip rects is filled
  222. * completely with a single color as given in the color argument.
  223. */
  224. struct drm_mode_fb_dirty_cmd {
  225. __u32 fb_id;
  226. __u32 flags;
  227. __u32 color;
  228. __u32 num_clips;
  229. __u64 clips_ptr;
  230. };
  231. struct drm_mode_mode_cmd {
  232. __u32 connector_id;
  233. struct drm_mode_modeinfo mode;
  234. };
  235. #define DRM_MODE_CURSOR_BO (1<<0)
  236. #define DRM_MODE_CURSOR_MOVE (1<<1)
  237. /*
  238. * depending on the value in flags diffrent members are used.
  239. *
  240. * CURSOR_BO uses
  241. * crtc
  242. * width
  243. * height
  244. * handle - if 0 turns the cursor of
  245. *
  246. * CURSOR_MOVE uses
  247. * crtc
  248. * x
  249. * y
  250. */
  251. struct drm_mode_cursor {
  252. __u32 flags;
  253. __u32 crtc_id;
  254. __s32 x;
  255. __s32 y;
  256. __u32 width;
  257. __u32 height;
  258. /* driver specific handle */
  259. __u32 handle;
  260. };
  261. struct drm_mode_crtc_lut {
  262. __u32 crtc_id;
  263. __u32 gamma_size;
  264. /* pointers to arrays */
  265. __u64 red;
  266. __u64 green;
  267. __u64 blue;
  268. };
  269. #define DRM_MODE_PAGE_FLIP_EVENT 0x01
  270. #define DRM_MODE_PAGE_FLIP_FLAGS DRM_MODE_PAGE_FLIP_EVENT
  271. /*
  272. * Request a page flip on the specified crtc.
  273. *
  274. * This ioctl will ask KMS to schedule a page flip for the specified
  275. * crtc. Once any pending rendering targeting the specified fb (as of
  276. * ioctl time) has completed, the crtc will be reprogrammed to display
  277. * that fb after the next vertical refresh. The ioctl returns
  278. * immediately, but subsequent rendering to the current fb will block
  279. * in the execbuffer ioctl until the page flip happens. If a page
  280. * flip is already pending as the ioctl is called, EBUSY will be
  281. * returned.
  282. *
  283. * The ioctl supports one flag, DRM_MODE_PAGE_FLIP_EVENT, which will
  284. * request that drm sends back a vblank event (see drm.h: struct
  285. * drm_event_vblank) when the page flip is done. The user_data field
  286. * passed in with this ioctl will be returned as the user_data field
  287. * in the vblank event struct.
  288. *
  289. * The reserved field must be zero until we figure out something
  290. * clever to use it for.
  291. */
  292. struct drm_mode_crtc_page_flip {
  293. __u32 crtc_id;
  294. __u32 fb_id;
  295. __u32 flags;
  296. __u32 reserved;
  297. __u64 user_data;
  298. };
  299. #endif