mpc5200_dma.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520
  1. /*
  2. * Freescale MPC5200 PSC DMA
  3. * ALSA SoC Platform driver
  4. *
  5. * Copyright (C) 2008 Secret Lab Technologies Ltd.
  6. * Copyright (C) 2009 Jon Smirl, Digispeaker
  7. */
  8. #include <linux/module.h>
  9. #include <linux/of_device.h>
  10. #include <linux/dma-mapping.h>
  11. #include <linux/slab.h>
  12. #include <linux/of_address.h>
  13. #include <linux/of_irq.h>
  14. #include <linux/of_platform.h>
  15. #include <sound/soc.h>
  16. #include <linux/fsl/bestcomm/bestcomm.h>
  17. #include <linux/fsl/bestcomm/gen_bd.h>
  18. #include <asm/mpc52xx_psc.h>
  19. #include "mpc5200_dma.h"
  20. /*
  21. * Interrupt handlers
  22. */
  23. static irqreturn_t psc_dma_status_irq(int irq, void *_psc_dma)
  24. {
  25. struct psc_dma *psc_dma = _psc_dma;
  26. struct mpc52xx_psc __iomem *regs = psc_dma->psc_regs;
  27. u16 isr;
  28. isr = in_be16(&regs->mpc52xx_psc_isr);
  29. /* Playback underrun error */
  30. if (psc_dma->playback.active && (isr & MPC52xx_PSC_IMR_TXEMP))
  31. psc_dma->stats.underrun_count++;
  32. /* Capture overrun error */
  33. if (psc_dma->capture.active && (isr & MPC52xx_PSC_IMR_ORERR))
  34. psc_dma->stats.overrun_count++;
  35. out_8(&regs->command, MPC52xx_PSC_RST_ERR_STAT);
  36. return IRQ_HANDLED;
  37. }
  38. /**
  39. * psc_dma_bcom_enqueue_next_buffer - Enqueue another audio buffer
  40. * @s: pointer to stream private data structure
  41. *
  42. * Enqueues another audio period buffer into the bestcomm queue.
  43. *
  44. * Note: The routine must only be called when there is space available in
  45. * the queue. Otherwise the enqueue will fail and the audio ring buffer
  46. * will get out of sync
  47. */
  48. static void psc_dma_bcom_enqueue_next_buffer(struct psc_dma_stream *s)
  49. {
  50. struct bcom_bd *bd;
  51. /* Prepare and enqueue the next buffer descriptor */
  52. bd = bcom_prepare_next_buffer(s->bcom_task);
  53. bd->status = s->period_bytes;
  54. bd->data[0] = s->runtime->dma_addr + (s->period_next * s->period_bytes);
  55. bcom_submit_next_buffer(s->bcom_task, NULL);
  56. /* Update for next period */
  57. s->period_next = (s->period_next + 1) % s->runtime->periods;
  58. }
  59. /* Bestcomm DMA irq handler */
  60. static irqreturn_t psc_dma_bcom_irq(int irq, void *_psc_dma_stream)
  61. {
  62. struct psc_dma_stream *s = _psc_dma_stream;
  63. spin_lock(&s->psc_dma->lock);
  64. /* For each finished period, dequeue the completed period buffer
  65. * and enqueue a new one in it's place. */
  66. while (bcom_buffer_done(s->bcom_task)) {
  67. bcom_retrieve_buffer(s->bcom_task, NULL, NULL);
  68. s->period_current = (s->period_current+1) % s->runtime->periods;
  69. s->period_count++;
  70. psc_dma_bcom_enqueue_next_buffer(s);
  71. }
  72. spin_unlock(&s->psc_dma->lock);
  73. /* If the stream is active, then also inform the PCM middle layer
  74. * of the period finished event. */
  75. if (s->active)
  76. snd_pcm_period_elapsed(s->stream);
  77. return IRQ_HANDLED;
  78. }
  79. static int psc_dma_hw_free(struct snd_pcm_substream *substream)
  80. {
  81. snd_pcm_set_runtime_buffer(substream, NULL);
  82. return 0;
  83. }
  84. /**
  85. * psc_dma_trigger: start and stop the DMA transfer.
  86. *
  87. * This function is called by ALSA to start, stop, pause, and resume the DMA
  88. * transfer of data.
  89. */
  90. static int psc_dma_trigger(struct snd_pcm_substream *substream, int cmd)
  91. {
  92. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  93. struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(rtd->cpu_dai);
  94. struct snd_pcm_runtime *runtime = substream->runtime;
  95. struct psc_dma_stream *s = to_psc_dma_stream(substream, psc_dma);
  96. struct mpc52xx_psc __iomem *regs = psc_dma->psc_regs;
  97. u16 imr;
  98. unsigned long flags;
  99. int i;
  100. switch (cmd) {
  101. case SNDRV_PCM_TRIGGER_START:
  102. dev_dbg(psc_dma->dev, "START: stream=%i fbits=%u ps=%u #p=%u\n",
  103. substream->pstr->stream, runtime->frame_bits,
  104. (int)runtime->period_size, runtime->periods);
  105. s->period_bytes = frames_to_bytes(runtime,
  106. runtime->period_size);
  107. s->period_next = 0;
  108. s->period_current = 0;
  109. s->active = 1;
  110. s->period_count = 0;
  111. s->runtime = runtime;
  112. /* Fill up the bestcomm bd queue and enable DMA.
  113. * This will begin filling the PSC's fifo.
  114. */
  115. spin_lock_irqsave(&psc_dma->lock, flags);
  116. if (substream->pstr->stream == SNDRV_PCM_STREAM_CAPTURE)
  117. bcom_gen_bd_rx_reset(s->bcom_task);
  118. else
  119. bcom_gen_bd_tx_reset(s->bcom_task);
  120. for (i = 0; i < runtime->periods; i++)
  121. if (!bcom_queue_full(s->bcom_task))
  122. psc_dma_bcom_enqueue_next_buffer(s);
  123. bcom_enable(s->bcom_task);
  124. spin_unlock_irqrestore(&psc_dma->lock, flags);
  125. out_8(&regs->command, MPC52xx_PSC_RST_ERR_STAT);
  126. break;
  127. case SNDRV_PCM_TRIGGER_STOP:
  128. dev_dbg(psc_dma->dev, "STOP: stream=%i periods_count=%i\n",
  129. substream->pstr->stream, s->period_count);
  130. s->active = 0;
  131. spin_lock_irqsave(&psc_dma->lock, flags);
  132. bcom_disable(s->bcom_task);
  133. if (substream->pstr->stream == SNDRV_PCM_STREAM_CAPTURE)
  134. bcom_gen_bd_rx_reset(s->bcom_task);
  135. else
  136. bcom_gen_bd_tx_reset(s->bcom_task);
  137. spin_unlock_irqrestore(&psc_dma->lock, flags);
  138. break;
  139. default:
  140. dev_dbg(psc_dma->dev, "unhandled trigger: stream=%i cmd=%i\n",
  141. substream->pstr->stream, cmd);
  142. return -EINVAL;
  143. }
  144. /* Update interrupt enable settings */
  145. imr = 0;
  146. if (psc_dma->playback.active)
  147. imr |= MPC52xx_PSC_IMR_TXEMP;
  148. if (psc_dma->capture.active)
  149. imr |= MPC52xx_PSC_IMR_ORERR;
  150. out_be16(&regs->isr_imr.imr, psc_dma->imr | imr);
  151. return 0;
  152. }
  153. /* ---------------------------------------------------------------------
  154. * The PSC DMA 'ASoC platform' driver
  155. *
  156. * Can be referenced by an 'ASoC machine' driver
  157. * This driver only deals with the audio bus; it doesn't have any
  158. * interaction with the attached codec
  159. */
  160. static const struct snd_pcm_hardware psc_dma_hardware = {
  161. .info = SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_MMAP_VALID |
  162. SNDRV_PCM_INFO_INTERLEAVED | SNDRV_PCM_INFO_BLOCK_TRANSFER |
  163. SNDRV_PCM_INFO_BATCH,
  164. .formats = SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_BE |
  165. SNDRV_PCM_FMTBIT_S24_BE | SNDRV_PCM_FMTBIT_S32_BE,
  166. .rate_min = 8000,
  167. .rate_max = 48000,
  168. .channels_min = 1,
  169. .channels_max = 2,
  170. .period_bytes_max = 1024 * 1024,
  171. .period_bytes_min = 32,
  172. .periods_min = 2,
  173. .periods_max = 256,
  174. .buffer_bytes_max = 2 * 1024 * 1024,
  175. .fifo_size = 512,
  176. };
  177. static int psc_dma_open(struct snd_pcm_substream *substream)
  178. {
  179. struct snd_pcm_runtime *runtime = substream->runtime;
  180. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  181. struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(rtd->cpu_dai);
  182. struct psc_dma_stream *s;
  183. int rc;
  184. dev_dbg(psc_dma->dev, "psc_dma_open(substream=%p)\n", substream);
  185. if (substream->pstr->stream == SNDRV_PCM_STREAM_CAPTURE)
  186. s = &psc_dma->capture;
  187. else
  188. s = &psc_dma->playback;
  189. snd_soc_set_runtime_hwparams(substream, &psc_dma_hardware);
  190. rc = snd_pcm_hw_constraint_integer(runtime,
  191. SNDRV_PCM_HW_PARAM_PERIODS);
  192. if (rc < 0) {
  193. dev_err(substream->pcm->card->dev, "invalid buffer size\n");
  194. return rc;
  195. }
  196. s->stream = substream;
  197. return 0;
  198. }
  199. static int psc_dma_close(struct snd_pcm_substream *substream)
  200. {
  201. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  202. struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(rtd->cpu_dai);
  203. struct psc_dma_stream *s;
  204. dev_dbg(psc_dma->dev, "psc_dma_close(substream=%p)\n", substream);
  205. if (substream->pstr->stream == SNDRV_PCM_STREAM_CAPTURE)
  206. s = &psc_dma->capture;
  207. else
  208. s = &psc_dma->playback;
  209. if (!psc_dma->playback.active &&
  210. !psc_dma->capture.active) {
  211. /* Disable all interrupts and reset the PSC */
  212. out_be16(&psc_dma->psc_regs->isr_imr.imr, psc_dma->imr);
  213. out_8(&psc_dma->psc_regs->command, 4 << 4); /* reset error */
  214. }
  215. s->stream = NULL;
  216. return 0;
  217. }
  218. static snd_pcm_uframes_t
  219. psc_dma_pointer(struct snd_pcm_substream *substream)
  220. {
  221. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  222. struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(rtd->cpu_dai);
  223. struct psc_dma_stream *s;
  224. dma_addr_t count;
  225. if (substream->pstr->stream == SNDRV_PCM_STREAM_CAPTURE)
  226. s = &psc_dma->capture;
  227. else
  228. s = &psc_dma->playback;
  229. count = s->period_current * s->period_bytes;
  230. return bytes_to_frames(substream->runtime, count);
  231. }
  232. static int
  233. psc_dma_hw_params(struct snd_pcm_substream *substream,
  234. struct snd_pcm_hw_params *params)
  235. {
  236. snd_pcm_set_runtime_buffer(substream, &substream->dma_buffer);
  237. return 0;
  238. }
  239. static struct snd_pcm_ops psc_dma_ops = {
  240. .open = psc_dma_open,
  241. .close = psc_dma_close,
  242. .hw_free = psc_dma_hw_free,
  243. .ioctl = snd_pcm_lib_ioctl,
  244. .pointer = psc_dma_pointer,
  245. .trigger = psc_dma_trigger,
  246. .hw_params = psc_dma_hw_params,
  247. };
  248. static u64 psc_dma_dmamask = DMA_BIT_MASK(32);
  249. static int psc_dma_new(struct snd_soc_pcm_runtime *rtd)
  250. {
  251. struct snd_card *card = rtd->card->snd_card;
  252. struct snd_soc_dai *dai = rtd->cpu_dai;
  253. struct snd_pcm *pcm = rtd->pcm;
  254. struct psc_dma *psc_dma = snd_soc_dai_get_drvdata(rtd->cpu_dai);
  255. size_t size = psc_dma_hardware.buffer_bytes_max;
  256. int rc = 0;
  257. dev_dbg(rtd->platform->dev, "psc_dma_new(card=%p, dai=%p, pcm=%p)\n",
  258. card, dai, pcm);
  259. if (!card->dev->dma_mask)
  260. card->dev->dma_mask = &psc_dma_dmamask;
  261. if (!card->dev->coherent_dma_mask)
  262. card->dev->coherent_dma_mask = DMA_BIT_MASK(32);
  263. if (pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream) {
  264. rc = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, pcm->card->dev,
  265. size, &pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream->dma_buffer);
  266. if (rc)
  267. goto playback_alloc_err;
  268. }
  269. if (pcm->streams[SNDRV_PCM_STREAM_CAPTURE].substream) {
  270. rc = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, pcm->card->dev,
  271. size, &pcm->streams[SNDRV_PCM_STREAM_CAPTURE].substream->dma_buffer);
  272. if (rc)
  273. goto capture_alloc_err;
  274. }
  275. if (rtd->codec->ac97)
  276. rtd->codec->ac97->private_data = psc_dma;
  277. return 0;
  278. capture_alloc_err:
  279. if (pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream)
  280. snd_dma_free_pages(&pcm->streams[SNDRV_PCM_STREAM_PLAYBACK].substream->dma_buffer);
  281. playback_alloc_err:
  282. dev_err(card->dev, "Cannot allocate buffer(s)\n");
  283. return -ENOMEM;
  284. }
  285. static void psc_dma_free(struct snd_pcm *pcm)
  286. {
  287. struct snd_soc_pcm_runtime *rtd = pcm->private_data;
  288. struct snd_pcm_substream *substream;
  289. int stream;
  290. dev_dbg(rtd->platform->dev, "psc_dma_free(pcm=%p)\n", pcm);
  291. for (stream = 0; stream < 2; stream++) {
  292. substream = pcm->streams[stream].substream;
  293. if (substream) {
  294. snd_dma_free_pages(&substream->dma_buffer);
  295. substream->dma_buffer.area = NULL;
  296. substream->dma_buffer.addr = 0;
  297. }
  298. }
  299. }
  300. static struct snd_soc_platform_driver mpc5200_audio_dma_platform = {
  301. .ops = &psc_dma_ops,
  302. .pcm_new = &psc_dma_new,
  303. .pcm_free = &psc_dma_free,
  304. };
  305. int mpc5200_audio_dma_create(struct platform_device *op)
  306. {
  307. phys_addr_t fifo;
  308. struct psc_dma *psc_dma;
  309. struct resource res;
  310. int size, irq, rc;
  311. const __be32 *prop;
  312. void __iomem *regs;
  313. int ret;
  314. /* Fetch the registers and IRQ of the PSC */
  315. irq = irq_of_parse_and_map(op->dev.of_node, 0);
  316. if (of_address_to_resource(op->dev.of_node, 0, &res)) {
  317. dev_err(&op->dev, "Missing reg property\n");
  318. return -ENODEV;
  319. }
  320. regs = ioremap(res.start, resource_size(&res));
  321. if (!regs) {
  322. dev_err(&op->dev, "Could not map registers\n");
  323. return -ENODEV;
  324. }
  325. /* Allocate and initialize the driver private data */
  326. psc_dma = kzalloc(sizeof *psc_dma, GFP_KERNEL);
  327. if (!psc_dma) {
  328. ret = -ENOMEM;
  329. goto out_unmap;
  330. }
  331. /* Get the PSC ID */
  332. prop = of_get_property(op->dev.of_node, "cell-index", &size);
  333. if (!prop || size < sizeof *prop) {
  334. ret = -ENODEV;
  335. goto out_free;
  336. }
  337. spin_lock_init(&psc_dma->lock);
  338. mutex_init(&psc_dma->mutex);
  339. psc_dma->id = be32_to_cpu(*prop);
  340. psc_dma->irq = irq;
  341. psc_dma->psc_regs = regs;
  342. psc_dma->fifo_regs = regs + sizeof *psc_dma->psc_regs;
  343. psc_dma->dev = &op->dev;
  344. psc_dma->playback.psc_dma = psc_dma;
  345. psc_dma->capture.psc_dma = psc_dma;
  346. snprintf(psc_dma->name, sizeof psc_dma->name, "PSC%u", psc_dma->id);
  347. /* Find the address of the fifo data registers and setup the
  348. * DMA tasks */
  349. fifo = res.start + offsetof(struct mpc52xx_psc, buffer.buffer_32);
  350. psc_dma->capture.bcom_task =
  351. bcom_psc_gen_bd_rx_init(psc_dma->id, 10, fifo, 512);
  352. psc_dma->playback.bcom_task =
  353. bcom_psc_gen_bd_tx_init(psc_dma->id, 10, fifo);
  354. if (!psc_dma->capture.bcom_task ||
  355. !psc_dma->playback.bcom_task) {
  356. dev_err(&op->dev, "Could not allocate bestcomm tasks\n");
  357. ret = -ENODEV;
  358. goto out_free;
  359. }
  360. /* Disable all interrupts and reset the PSC */
  361. out_be16(&psc_dma->psc_regs->isr_imr.imr, psc_dma->imr);
  362. /* reset receiver */
  363. out_8(&psc_dma->psc_regs->command, MPC52xx_PSC_RST_RX);
  364. /* reset transmitter */
  365. out_8(&psc_dma->psc_regs->command, MPC52xx_PSC_RST_TX);
  366. /* reset error */
  367. out_8(&psc_dma->psc_regs->command, MPC52xx_PSC_RST_ERR_STAT);
  368. /* reset mode */
  369. out_8(&psc_dma->psc_regs->command, MPC52xx_PSC_SEL_MODE_REG_1);
  370. /* Set up mode register;
  371. * First write: RxRdy (FIFO Alarm) generates rx FIFO irq
  372. * Second write: register Normal mode for non loopback
  373. */
  374. out_8(&psc_dma->psc_regs->mode, 0);
  375. out_8(&psc_dma->psc_regs->mode, 0);
  376. /* Set the TX and RX fifo alarm thresholds */
  377. out_be16(&psc_dma->fifo_regs->rfalarm, 0x100);
  378. out_8(&psc_dma->fifo_regs->rfcntl, 0x4);
  379. out_be16(&psc_dma->fifo_regs->tfalarm, 0x100);
  380. out_8(&psc_dma->fifo_regs->tfcntl, 0x7);
  381. /* Lookup the IRQ numbers */
  382. psc_dma->playback.irq =
  383. bcom_get_task_irq(psc_dma->playback.bcom_task);
  384. psc_dma->capture.irq =
  385. bcom_get_task_irq(psc_dma->capture.bcom_task);
  386. rc = request_irq(psc_dma->irq, &psc_dma_status_irq, IRQF_SHARED,
  387. "psc-dma-status", psc_dma);
  388. rc |= request_irq(psc_dma->capture.irq, &psc_dma_bcom_irq, IRQF_SHARED,
  389. "psc-dma-capture", &psc_dma->capture);
  390. rc |= request_irq(psc_dma->playback.irq, &psc_dma_bcom_irq, IRQF_SHARED,
  391. "psc-dma-playback", &psc_dma->playback);
  392. if (rc) {
  393. ret = -ENODEV;
  394. goto out_irq;
  395. }
  396. /* Save what we've done so it can be found again later */
  397. dev_set_drvdata(&op->dev, psc_dma);
  398. /* Tell the ASoC OF helpers about it */
  399. return snd_soc_register_platform(&op->dev, &mpc5200_audio_dma_platform);
  400. out_irq:
  401. free_irq(psc_dma->irq, psc_dma);
  402. free_irq(psc_dma->capture.irq, &psc_dma->capture);
  403. free_irq(psc_dma->playback.irq, &psc_dma->playback);
  404. out_free:
  405. kfree(psc_dma);
  406. out_unmap:
  407. iounmap(regs);
  408. return ret;
  409. }
  410. EXPORT_SYMBOL_GPL(mpc5200_audio_dma_create);
  411. int mpc5200_audio_dma_destroy(struct platform_device *op)
  412. {
  413. struct psc_dma *psc_dma = dev_get_drvdata(&op->dev);
  414. dev_dbg(&op->dev, "mpc5200_audio_dma_destroy()\n");
  415. snd_soc_unregister_platform(&op->dev);
  416. bcom_gen_bd_rx_release(psc_dma->capture.bcom_task);
  417. bcom_gen_bd_tx_release(psc_dma->playback.bcom_task);
  418. /* Release irqs */
  419. free_irq(psc_dma->irq, psc_dma);
  420. free_irq(psc_dma->capture.irq, &psc_dma->capture);
  421. free_irq(psc_dma->playback.irq, &psc_dma->playback);
  422. iounmap(psc_dma->psc_regs);
  423. kfree(psc_dma);
  424. dev_set_drvdata(&op->dev, NULL);
  425. return 0;
  426. }
  427. EXPORT_SYMBOL_GPL(mpc5200_audio_dma_destroy);
  428. MODULE_AUTHOR("Grant Likely <grant.likely@secretlab.ca>");
  429. MODULE_DESCRIPTION("Freescale MPC5200 PSC in DMA mode ASoC Driver");
  430. MODULE_LICENSE("GPL");