platform.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202
  1. #include <linux/delay.h>
  2. #include <linux/if_ether.h>
  3. #include <linux/ioport.h>
  4. #include <linux/mv643xx.h>
  5. #include <linux/platform_device.h>
  6. #include "ocelot_3_fpga.h"
  7. #if defined(CONFIG_MV643XX_ETH) || defined(CONFIG_MV643XX_ETH_MODULE)
  8. static struct resource mv643xx_eth_shared_resources[] = {
  9. [0] = {
  10. .name = "ethernet shared base",
  11. .start = 0xf1000000 + MV643XX_ETH_SHARED_REGS,
  12. .end = 0xf1000000 + MV643XX_ETH_SHARED_REGS +
  13. MV643XX_ETH_SHARED_REGS_SIZE - 1,
  14. .flags = IORESOURCE_MEM,
  15. },
  16. };
  17. static struct platform_device mv643xx_eth_shared_device = {
  18. .name = MV643XX_ETH_SHARED_NAME,
  19. .id = 0,
  20. .num_resources = ARRAY_SIZE(mv643xx_eth_shared_resources),
  21. .resource = mv643xx_eth_shared_resources,
  22. };
  23. #define MV_SRAM_BASE 0xfe000000UL
  24. #define MV_SRAM_SIZE (256 * 1024)
  25. #define MV_SRAM_RXRING_SIZE (MV_SRAM_SIZE / 4)
  26. #define MV_SRAM_TXRING_SIZE (MV_SRAM_SIZE / 4)
  27. #define MV_SRAM_BASE_ETH0 MV_SRAM_BASE
  28. #define MV_SRAM_BASE_ETH1 (MV_SRAM_BASE + (MV_SRAM_SIZE / 2))
  29. #define MV64x60_IRQ_ETH_0 48
  30. #define MV64x60_IRQ_ETH_1 49
  31. #define MV64x60_IRQ_ETH_2 50
  32. static struct resource mv64x60_eth0_resources[] = {
  33. [0] = {
  34. .name = "eth0 irq",
  35. .start = MV64x60_IRQ_ETH_0,
  36. .end = MV64x60_IRQ_ETH_0,
  37. .flags = IORESOURCE_IRQ,
  38. },
  39. };
  40. static struct mv643xx_eth_platform_data eth0_pd = {
  41. .tx_sram_addr = MV_SRAM_BASE_ETH0,
  42. .tx_sram_size = MV_SRAM_TXRING_SIZE,
  43. .tx_queue_size = MV_SRAM_TXRING_SIZE / 16,
  44. .rx_sram_addr = MV_SRAM_BASE_ETH0 + MV_SRAM_TXRING_SIZE,
  45. .rx_sram_size = MV_SRAM_RXRING_SIZE,
  46. .rx_queue_size = MV_SRAM_RXRING_SIZE / 16,
  47. };
  48. static struct platform_device eth0_device = {
  49. .name = MV643XX_ETH_NAME,
  50. .id = 0,
  51. .num_resources = ARRAY_SIZE(mv64x60_eth0_resources),
  52. .resource = mv64x60_eth0_resources,
  53. .dev = {
  54. .platform_data = &eth0_pd,
  55. },
  56. };
  57. static struct resource mv64x60_eth1_resources[] = {
  58. [0] = {
  59. .name = "eth1 irq",
  60. .start = MV64x60_IRQ_ETH_1,
  61. .end = MV64x60_IRQ_ETH_1,
  62. .flags = IORESOURCE_IRQ,
  63. },
  64. };
  65. static struct mv643xx_eth_platform_data eth1_pd = {
  66. .tx_sram_addr = MV_SRAM_BASE_ETH1,
  67. .tx_sram_size = MV_SRAM_TXRING_SIZE,
  68. .tx_queue_size = MV_SRAM_TXRING_SIZE / 16,
  69. .rx_sram_addr = MV_SRAM_BASE_ETH1 + MV_SRAM_TXRING_SIZE,
  70. .rx_sram_size = MV_SRAM_RXRING_SIZE,
  71. .rx_queue_size = MV_SRAM_RXRING_SIZE / 16,
  72. };
  73. static struct platform_device eth1_device = {
  74. .name = MV643XX_ETH_NAME,
  75. .id = 1,
  76. .num_resources = ARRAY_SIZE(mv64x60_eth1_resources),
  77. .resource = mv64x60_eth1_resources,
  78. .dev = {
  79. .platform_data = &eth1_pd,
  80. },
  81. };
  82. static struct resource mv64x60_eth2_resources[] = {
  83. [0] = {
  84. .name = "eth2 irq",
  85. .start = MV64x60_IRQ_ETH_2,
  86. .end = MV64x60_IRQ_ETH_2,
  87. .flags = IORESOURCE_IRQ,
  88. },
  89. };
  90. static struct mv643xx_eth_platform_data eth2_pd;
  91. static struct platform_device eth2_device = {
  92. .name = MV643XX_ETH_NAME,
  93. .id = 2,
  94. .num_resources = ARRAY_SIZE(mv64x60_eth2_resources),
  95. .resource = mv64x60_eth2_resources,
  96. .dev = {
  97. .platform_data = &eth2_pd,
  98. },
  99. };
  100. static struct platform_device *mv643xx_eth_pd_devs[] __initdata = {
  101. &mv643xx_eth_shared_device,
  102. &eth0_device,
  103. &eth1_device,
  104. &eth2_device,
  105. };
  106. static u8 __init exchange_bit(u8 val, u8 cs)
  107. {
  108. /* place the data */
  109. OCELOT_FPGA_WRITE((val << 2) | cs, EEPROM_MODE);
  110. udelay(1);
  111. /* turn the clock on */
  112. OCELOT_FPGA_WRITE((val << 2) | cs | 0x2, EEPROM_MODE);
  113. udelay(1);
  114. /* turn the clock off and read-strobe */
  115. OCELOT_FPGA_WRITE((val << 2) | cs | 0x10, EEPROM_MODE);
  116. /* return the data */
  117. return (OCELOT_FPGA_READ(EEPROM_MODE) >> 3) & 0x1;
  118. }
  119. static void __init get_mac(char dest[6])
  120. {
  121. u8 read_opcode[12] = {1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  122. int i,j;
  123. for (i = 0; i < 12; i++)
  124. exchange_bit(read_opcode[i], 1);
  125. for (j = 0; j < 6; j++) {
  126. dest[j] = 0;
  127. for (i = 0; i < 8; i++) {
  128. dest[j] <<= 1;
  129. dest[j] |= exchange_bit(0, 1);
  130. }
  131. }
  132. /* turn off CS */
  133. exchange_bit(0,0);
  134. }
  135. /*
  136. * Copy and increment ethernet MAC address by a small value.
  137. *
  138. * This is useful for systems where the only one MAC address is stored in
  139. * non-volatile memory for multiple ports.
  140. */
  141. static inline void eth_mac_add(unsigned char *dst, unsigned char *src,
  142. unsigned int add)
  143. {
  144. int i;
  145. BUG_ON(add >= 256);
  146. for (i = ETH_ALEN; i >= 0; i--) {
  147. dst[i] = src[i] + add;
  148. add = dst[i] < src[i]; /* compute carry */
  149. }
  150. WARN_ON(add);
  151. }
  152. static int __init mv643xx_eth_add_pds(void)
  153. {
  154. unsigned char mac[ETH_ALEN];
  155. int ret;
  156. get_mac(mac);
  157. eth_mac_add(eth0_pd.mac_addr, mac, 0);
  158. eth_mac_add(eth1_pd.mac_addr, mac, 1);
  159. eth_mac_add(eth2_pd.mac_addr, mac, 2);
  160. ret = platform_add_devices(mv643xx_eth_pd_devs,
  161. ARRAY_SIZE(mv643xx_eth_pd_devs));
  162. return ret;
  163. }
  164. device_initcall(mv643xx_eth_add_pds);
  165. #endif /* defined(CONFIG_MV643XX_ETH) || defined(CONFIG_MV643XX_ETH_MODULE) */