yam.c 31 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195
  1. /*****************************************************************************/
  2. /*
  3. * yam.c -- YAM radio modem driver.
  4. *
  5. * Copyright (C) 1998 Frederic Rible F1OAT (frible@teaser.fr)
  6. * Adapted from baycom.c driver written by Thomas Sailer (sailer@ife.ee.ethz.ch)
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. *
  22. * Please note that the GPL allows you to use the driver, NOT the radio.
  23. * In order to use the radio, you need a license from the communications
  24. * authority of your country.
  25. *
  26. *
  27. * History:
  28. * 0.0 F1OAT 06.06.98 Begin of work with baycom.c source code V 0.3
  29. * 0.1 F1OAT 07.06.98 Add timer polling routine for channel arbitration
  30. * 0.2 F6FBB 08.06.98 Added delay after FPGA programming
  31. * 0.3 F6FBB 29.07.98 Delayed PTT implementation for dupmode=2
  32. * 0.4 F6FBB 30.07.98 Added TxTail, Slottime and Persistance
  33. * 0.5 F6FBB 01.08.98 Shared IRQs, /proc/net and network statistics
  34. * 0.6 F6FBB 25.08.98 Added 1200Bds format
  35. * 0.7 F6FBB 12.09.98 Added to the kernel configuration
  36. * 0.8 F6FBB 14.10.98 Fixed slottime/persistence timing bug
  37. * OK1ZIA 2.09.01 Fixed "kfree_skb on hard IRQ"
  38. * using dev_kfree_skb_any(). (important in 2.4 kernel)
  39. *
  40. */
  41. /*****************************************************************************/
  42. #include <linux/module.h>
  43. #include <linux/types.h>
  44. #include <linux/net.h>
  45. #include <linux/in.h>
  46. #include <linux/if.h>
  47. #include <linux/slab.h>
  48. #include <linux/errno.h>
  49. #include <linux/bitops.h>
  50. #include <asm/io.h>
  51. #include <asm/system.h>
  52. #include <linux/interrupt.h>
  53. #include <linux/ioport.h>
  54. #include <linux/netdevice.h>
  55. #include <linux/if_arp.h>
  56. #include <linux/etherdevice.h>
  57. #include <linux/skbuff.h>
  58. #include <net/ax25.h>
  59. #include <linux/kernel.h>
  60. #include <linux/proc_fs.h>
  61. #include <linux/seq_file.h>
  62. #include <asm/uaccess.h>
  63. #include <linux/init.h>
  64. #include <linux/yam.h>
  65. #include "yam9600.h"
  66. #include "yam1200.h"
  67. /* --------------------------------------------------------------------- */
  68. static const char yam_drvname[] = "yam";
  69. static char yam_drvinfo[] __initdata = KERN_INFO "YAM driver version 0.8 by F1OAT/F6FBB\n";
  70. /* --------------------------------------------------------------------- */
  71. #define YAM_9600 1
  72. #define YAM_1200 2
  73. #define NR_PORTS 4
  74. #define YAM_MAGIC 0xF10A7654
  75. /* Transmitter states */
  76. #define TX_OFF 0
  77. #define TX_HEAD 1
  78. #define TX_DATA 2
  79. #define TX_CRC1 3
  80. #define TX_CRC2 4
  81. #define TX_TAIL 5
  82. #define YAM_MAX_FRAME 1024
  83. #define DEFAULT_BITRATE 9600 /* bps */
  84. #define DEFAULT_HOLDD 10 /* sec */
  85. #define DEFAULT_TXD 300 /* ms */
  86. #define DEFAULT_TXTAIL 10 /* ms */
  87. #define DEFAULT_SLOT 100 /* ms */
  88. #define DEFAULT_PERS 64 /* 0->255 */
  89. struct yam_port {
  90. int magic;
  91. int bitrate;
  92. int baudrate;
  93. int iobase;
  94. int irq;
  95. int dupmode;
  96. struct net_device *dev;
  97. /* Stats section */
  98. struct net_device_stats stats;
  99. int nb_rxint;
  100. int nb_mdint;
  101. /* Parameters section */
  102. int txd; /* tx delay */
  103. int holdd; /* duplex ptt delay */
  104. int txtail; /* txtail delay */
  105. int slot; /* slottime */
  106. int pers; /* persistence */
  107. /* Tx section */
  108. int tx_state;
  109. int tx_count;
  110. int slotcnt;
  111. unsigned char tx_buf[YAM_MAX_FRAME];
  112. int tx_len;
  113. int tx_crcl, tx_crch;
  114. struct sk_buff_head send_queue; /* Packets awaiting transmission */
  115. /* Rx section */
  116. int dcd;
  117. unsigned char rx_buf[YAM_MAX_FRAME];
  118. int rx_len;
  119. int rx_crcl, rx_crch;
  120. };
  121. struct yam_mcs {
  122. unsigned char bits[YAM_FPGA_SIZE];
  123. int bitrate;
  124. struct yam_mcs *next;
  125. };
  126. static struct net_device *yam_devs[NR_PORTS];
  127. static struct yam_mcs *yam_data;
  128. static DEFINE_TIMER(yam_timer, NULL, 0, 0);
  129. /* --------------------------------------------------------------------- */
  130. #define RBR(iobase) (iobase+0)
  131. #define THR(iobase) (iobase+0)
  132. #define IER(iobase) (iobase+1)
  133. #define IIR(iobase) (iobase+2)
  134. #define FCR(iobase) (iobase+2)
  135. #define LCR(iobase) (iobase+3)
  136. #define MCR(iobase) (iobase+4)
  137. #define LSR(iobase) (iobase+5)
  138. #define MSR(iobase) (iobase+6)
  139. #define SCR(iobase) (iobase+7)
  140. #define DLL(iobase) (iobase+0)
  141. #define DLM(iobase) (iobase+1)
  142. #define YAM_EXTENT 8
  143. /* Interrupt Identification Register Bit Masks */
  144. #define IIR_NOPEND 1
  145. #define IIR_MSR 0
  146. #define IIR_TX 2
  147. #define IIR_RX 4
  148. #define IIR_LSR 6
  149. #define IIR_TIMEOUT 12 /* Fifo mode only */
  150. #define IIR_MASK 0x0F
  151. /* Interrupt Enable Register Bit Masks */
  152. #define IER_RX 1 /* enable rx interrupt */
  153. #define IER_TX 2 /* enable tx interrupt */
  154. #define IER_LSR 4 /* enable line status interrupts */
  155. #define IER_MSR 8 /* enable modem status interrupts */
  156. /* Modem Control Register Bit Masks */
  157. #define MCR_DTR 0x01 /* DTR output */
  158. #define MCR_RTS 0x02 /* RTS output */
  159. #define MCR_OUT1 0x04 /* OUT1 output (not accessible in RS232) */
  160. #define MCR_OUT2 0x08 /* Master Interrupt enable (must be set on PCs) */
  161. #define MCR_LOOP 0x10 /* Loopback enable */
  162. /* Modem Status Register Bit Masks */
  163. #define MSR_DCTS 0x01 /* Delta CTS input */
  164. #define MSR_DDSR 0x02 /* Delta DSR */
  165. #define MSR_DRIN 0x04 /* Delta RI */
  166. #define MSR_DDCD 0x08 /* Delta DCD */
  167. #define MSR_CTS 0x10 /* CTS input */
  168. #define MSR_DSR 0x20 /* DSR input */
  169. #define MSR_RING 0x40 /* RI input */
  170. #define MSR_DCD 0x80 /* DCD input */
  171. /* line status register bit mask */
  172. #define LSR_RXC 0x01
  173. #define LSR_OE 0x02
  174. #define LSR_PE 0x04
  175. #define LSR_FE 0x08
  176. #define LSR_BREAK 0x10
  177. #define LSR_THRE 0x20
  178. #define LSR_TSRE 0x40
  179. /* Line Control Register Bit Masks */
  180. #define LCR_DLAB 0x80
  181. #define LCR_BREAK 0x40
  182. #define LCR_PZERO 0x28
  183. #define LCR_PEVEN 0x18
  184. #define LCR_PODD 0x08
  185. #define LCR_STOP1 0x00
  186. #define LCR_STOP2 0x04
  187. #define LCR_BIT5 0x00
  188. #define LCR_BIT6 0x02
  189. #define LCR_BIT7 0x01
  190. #define LCR_BIT8 0x03
  191. /* YAM Modem <-> UART Port mapping */
  192. #define TX_RDY MSR_DCTS /* transmitter ready to send */
  193. #define RX_DCD MSR_DCD /* carrier detect */
  194. #define RX_FLAG MSR_RING /* hdlc flag received */
  195. #define FPGA_DONE MSR_DSR /* FPGA is configured */
  196. #define PTT_ON (MCR_RTS|MCR_OUT2) /* activate PTT */
  197. #define PTT_OFF (MCR_DTR|MCR_OUT2) /* release PTT */
  198. #define ENABLE_RXINT IER_RX /* enable uart rx interrupt during rx */
  199. #define ENABLE_TXINT IER_MSR /* enable uart ms interrupt during tx */
  200. #define ENABLE_RTXINT (IER_RX|IER_MSR) /* full duplex operations */
  201. /*************************************************************************
  202. * CRC Tables
  203. ************************************************************************/
  204. static const unsigned char chktabl[256] =
  205. {0x00, 0x89, 0x12, 0x9b, 0x24, 0xad, 0x36, 0xbf, 0x48, 0xc1, 0x5a, 0xd3, 0x6c, 0xe5, 0x7e,
  206. 0xf7, 0x81, 0x08, 0x93, 0x1a, 0xa5, 0x2c, 0xb7, 0x3e, 0xc9, 0x40, 0xdb, 0x52, 0xed, 0x64,
  207. 0xff, 0x76, 0x02, 0x8b, 0x10, 0x99, 0x26, 0xaf, 0x34, 0xbd, 0x4a, 0xc3, 0x58, 0xd1, 0x6e,
  208. 0xe7, 0x7c, 0xf5, 0x83, 0x0a, 0x91, 0x18, 0xa7, 0x2e, 0xb5, 0x3c, 0xcb, 0x42, 0xd9, 0x50,
  209. 0xef, 0x66, 0xfd, 0x74, 0x04, 0x8d, 0x16, 0x9f, 0x20, 0xa9, 0x32, 0xbb, 0x4c, 0xc5, 0x5e,
  210. 0xd7, 0x68, 0xe1, 0x7a, 0xf3, 0x85, 0x0c, 0x97, 0x1e, 0xa1, 0x28, 0xb3, 0x3a, 0xcd, 0x44,
  211. 0xdf, 0x56, 0xe9, 0x60, 0xfb, 0x72, 0x06, 0x8f, 0x14, 0x9d, 0x22, 0xab, 0x30, 0xb9, 0x4e,
  212. 0xc7, 0x5c, 0xd5, 0x6a, 0xe3, 0x78, 0xf1, 0x87, 0x0e, 0x95, 0x1c, 0xa3, 0x2a, 0xb1, 0x38,
  213. 0xcf, 0x46, 0xdd, 0x54, 0xeb, 0x62, 0xf9, 0x70, 0x08, 0x81, 0x1a, 0x93, 0x2c, 0xa5, 0x3e,
  214. 0xb7, 0x40, 0xc9, 0x52, 0xdb, 0x64, 0xed, 0x76, 0xff, 0x89, 0x00, 0x9b, 0x12, 0xad, 0x24,
  215. 0xbf, 0x36, 0xc1, 0x48, 0xd3, 0x5a, 0xe5, 0x6c, 0xf7, 0x7e, 0x0a, 0x83, 0x18, 0x91, 0x2e,
  216. 0xa7, 0x3c, 0xb5, 0x42, 0xcb, 0x50, 0xd9, 0x66, 0xef, 0x74, 0xfd, 0x8b, 0x02, 0x99, 0x10,
  217. 0xaf, 0x26, 0xbd, 0x34, 0xc3, 0x4a, 0xd1, 0x58, 0xe7, 0x6e, 0xf5, 0x7c, 0x0c, 0x85, 0x1e,
  218. 0x97, 0x28, 0xa1, 0x3a, 0xb3, 0x44, 0xcd, 0x56, 0xdf, 0x60, 0xe9, 0x72, 0xfb, 0x8d, 0x04,
  219. 0x9f, 0x16, 0xa9, 0x20, 0xbb, 0x32, 0xc5, 0x4c, 0xd7, 0x5e, 0xe1, 0x68, 0xf3, 0x7a, 0x0e,
  220. 0x87, 0x1c, 0x95, 0x2a, 0xa3, 0x38, 0xb1, 0x46, 0xcf, 0x54, 0xdd, 0x62, 0xeb, 0x70, 0xf9,
  221. 0x8f, 0x06, 0x9d, 0x14, 0xab, 0x22, 0xb9, 0x30, 0xc7, 0x4e, 0xd5, 0x5c, 0xe3, 0x6a, 0xf1,
  222. 0x78};
  223. static const unsigned char chktabh[256] =
  224. {0x00, 0x11, 0x23, 0x32, 0x46, 0x57, 0x65, 0x74, 0x8c, 0x9d, 0xaf, 0xbe, 0xca, 0xdb, 0xe9,
  225. 0xf8, 0x10, 0x01, 0x33, 0x22, 0x56, 0x47, 0x75, 0x64, 0x9c, 0x8d, 0xbf, 0xae, 0xda, 0xcb,
  226. 0xf9, 0xe8, 0x21, 0x30, 0x02, 0x13, 0x67, 0x76, 0x44, 0x55, 0xad, 0xbc, 0x8e, 0x9f, 0xeb,
  227. 0xfa, 0xc8, 0xd9, 0x31, 0x20, 0x12, 0x03, 0x77, 0x66, 0x54, 0x45, 0xbd, 0xac, 0x9e, 0x8f,
  228. 0xfb, 0xea, 0xd8, 0xc9, 0x42, 0x53, 0x61, 0x70, 0x04, 0x15, 0x27, 0x36, 0xce, 0xdf, 0xed,
  229. 0xfc, 0x88, 0x99, 0xab, 0xba, 0x52, 0x43, 0x71, 0x60, 0x14, 0x05, 0x37, 0x26, 0xde, 0xcf,
  230. 0xfd, 0xec, 0x98, 0x89, 0xbb, 0xaa, 0x63, 0x72, 0x40, 0x51, 0x25, 0x34, 0x06, 0x17, 0xef,
  231. 0xfe, 0xcc, 0xdd, 0xa9, 0xb8, 0x8a, 0x9b, 0x73, 0x62, 0x50, 0x41, 0x35, 0x24, 0x16, 0x07,
  232. 0xff, 0xee, 0xdc, 0xcd, 0xb9, 0xa8, 0x9a, 0x8b, 0x84, 0x95, 0xa7, 0xb6, 0xc2, 0xd3, 0xe1,
  233. 0xf0, 0x08, 0x19, 0x2b, 0x3a, 0x4e, 0x5f, 0x6d, 0x7c, 0x94, 0x85, 0xb7, 0xa6, 0xd2, 0xc3,
  234. 0xf1, 0xe0, 0x18, 0x09, 0x3b, 0x2a, 0x5e, 0x4f, 0x7d, 0x6c, 0xa5, 0xb4, 0x86, 0x97, 0xe3,
  235. 0xf2, 0xc0, 0xd1, 0x29, 0x38, 0x0a, 0x1b, 0x6f, 0x7e, 0x4c, 0x5d, 0xb5, 0xa4, 0x96, 0x87,
  236. 0xf3, 0xe2, 0xd0, 0xc1, 0x39, 0x28, 0x1a, 0x0b, 0x7f, 0x6e, 0x5c, 0x4d, 0xc6, 0xd7, 0xe5,
  237. 0xf4, 0x80, 0x91, 0xa3, 0xb2, 0x4a, 0x5b, 0x69, 0x78, 0x0c, 0x1d, 0x2f, 0x3e, 0xd6, 0xc7,
  238. 0xf5, 0xe4, 0x90, 0x81, 0xb3, 0xa2, 0x5a, 0x4b, 0x79, 0x68, 0x1c, 0x0d, 0x3f, 0x2e, 0xe7,
  239. 0xf6, 0xc4, 0xd5, 0xa1, 0xb0, 0x82, 0x93, 0x6b, 0x7a, 0x48, 0x59, 0x2d, 0x3c, 0x0e, 0x1f,
  240. 0xf7, 0xe6, 0xd4, 0xc5, 0xb1, 0xa0, 0x92, 0x83, 0x7b, 0x6a, 0x58, 0x49, 0x3d, 0x2c, 0x1e,
  241. 0x0f};
  242. /*************************************************************************
  243. * FPGA functions
  244. ************************************************************************/
  245. static void delay(int ms)
  246. {
  247. unsigned long timeout = jiffies + ((ms * HZ) / 1000);
  248. while (time_before(jiffies, timeout))
  249. cpu_relax();
  250. }
  251. /*
  252. * reset FPGA
  253. */
  254. static void fpga_reset(int iobase)
  255. {
  256. outb(0, IER(iobase));
  257. outb(LCR_DLAB | LCR_BIT5, LCR(iobase));
  258. outb(1, DLL(iobase));
  259. outb(0, DLM(iobase));
  260. outb(LCR_BIT5, LCR(iobase));
  261. inb(LSR(iobase));
  262. inb(MSR(iobase));
  263. /* turn off FPGA supply voltage */
  264. outb(MCR_OUT1 | MCR_OUT2, MCR(iobase));
  265. delay(100);
  266. /* turn on FPGA supply voltage again */
  267. outb(MCR_DTR | MCR_RTS | MCR_OUT1 | MCR_OUT2, MCR(iobase));
  268. delay(100);
  269. }
  270. /*
  271. * send one byte to FPGA
  272. */
  273. static int fpga_write(int iobase, unsigned char wrd)
  274. {
  275. unsigned char bit;
  276. int k;
  277. unsigned long timeout = jiffies + HZ / 10;
  278. for (k = 0; k < 8; k++) {
  279. bit = (wrd & 0x80) ? (MCR_RTS | MCR_DTR) : MCR_DTR;
  280. outb(bit | MCR_OUT1 | MCR_OUT2, MCR(iobase));
  281. wrd <<= 1;
  282. outb(0xfc, THR(iobase));
  283. while ((inb(LSR(iobase)) & LSR_TSRE) == 0)
  284. if (time_after(jiffies, timeout))
  285. return -1;
  286. }
  287. return 0;
  288. }
  289. static unsigned char *add_mcs(unsigned char *bits, int bitrate)
  290. {
  291. struct yam_mcs *p;
  292. /* If it already exists, replace the bit data */
  293. p = yam_data;
  294. while (p) {
  295. if (p->bitrate == bitrate) {
  296. memcpy(p->bits, bits, YAM_FPGA_SIZE);
  297. return p->bits;
  298. }
  299. p = p->next;
  300. }
  301. /* Allocate a new mcs */
  302. if ((p = kmalloc(sizeof(struct yam_mcs), GFP_KERNEL)) == NULL) {
  303. printk(KERN_WARNING "YAM: no memory to allocate mcs\n");
  304. return NULL;
  305. }
  306. memcpy(p->bits, bits, YAM_FPGA_SIZE);
  307. p->bitrate = bitrate;
  308. p->next = yam_data;
  309. yam_data = p;
  310. return p->bits;
  311. }
  312. static unsigned char *get_mcs(int bitrate)
  313. {
  314. struct yam_mcs *p;
  315. p = yam_data;
  316. while (p) {
  317. if (p->bitrate == bitrate)
  318. return p->bits;
  319. p = p->next;
  320. }
  321. /* Load predefined mcs data */
  322. switch (bitrate) {
  323. case 1200:
  324. return add_mcs(bits_1200, bitrate);
  325. default:
  326. return add_mcs(bits_9600, bitrate);
  327. }
  328. }
  329. /*
  330. * download bitstream to FPGA
  331. * data is contained in bits[] array in yam1200.h resp. yam9600.h
  332. */
  333. static int fpga_download(int iobase, int bitrate)
  334. {
  335. int i, rc;
  336. unsigned char *pbits;
  337. pbits = get_mcs(bitrate);
  338. if (pbits == NULL)
  339. return -1;
  340. fpga_reset(iobase);
  341. for (i = 0; i < YAM_FPGA_SIZE; i++) {
  342. if (fpga_write(iobase, pbits[i])) {
  343. printk(KERN_ERR "yam: error in write cycle\n");
  344. return -1; /* write... */
  345. }
  346. }
  347. fpga_write(iobase, 0xFF);
  348. rc = inb(MSR(iobase)); /* check DONE signal */
  349. /* Needed for some hardwares */
  350. delay(50);
  351. return (rc & MSR_DSR) ? 0 : -1;
  352. }
  353. /************************************************************************
  354. * Serial port init
  355. ************************************************************************/
  356. static void yam_set_uart(struct net_device *dev)
  357. {
  358. struct yam_port *yp = netdev_priv(dev);
  359. int divisor = 115200 / yp->baudrate;
  360. outb(0, IER(dev->base_addr));
  361. outb(LCR_DLAB | LCR_BIT8, LCR(dev->base_addr));
  362. outb(divisor, DLL(dev->base_addr));
  363. outb(0, DLM(dev->base_addr));
  364. outb(LCR_BIT8, LCR(dev->base_addr));
  365. outb(PTT_OFF, MCR(dev->base_addr));
  366. outb(0x00, FCR(dev->base_addr));
  367. /* Flush pending irq */
  368. inb(RBR(dev->base_addr));
  369. inb(MSR(dev->base_addr));
  370. /* Enable rx irq */
  371. outb(ENABLE_RTXINT, IER(dev->base_addr));
  372. }
  373. /* --------------------------------------------------------------------- */
  374. enum uart {
  375. c_uart_unknown, c_uart_8250,
  376. c_uart_16450, c_uart_16550, c_uart_16550A
  377. };
  378. static const char *uart_str[] =
  379. {"unknown", "8250", "16450", "16550", "16550A"};
  380. static enum uart yam_check_uart(unsigned int iobase)
  381. {
  382. unsigned char b1, b2, b3;
  383. enum uart u;
  384. enum uart uart_tab[] =
  385. {c_uart_16450, c_uart_unknown, c_uart_16550, c_uart_16550A};
  386. b1 = inb(MCR(iobase));
  387. outb(b1 | 0x10, MCR(iobase)); /* loopback mode */
  388. b2 = inb(MSR(iobase));
  389. outb(0x1a, MCR(iobase));
  390. b3 = inb(MSR(iobase)) & 0xf0;
  391. outb(b1, MCR(iobase)); /* restore old values */
  392. outb(b2, MSR(iobase));
  393. if (b3 != 0x90)
  394. return c_uart_unknown;
  395. inb(RBR(iobase));
  396. inb(RBR(iobase));
  397. outb(0x01, FCR(iobase)); /* enable FIFOs */
  398. u = uart_tab[(inb(IIR(iobase)) >> 6) & 3];
  399. if (u == c_uart_16450) {
  400. outb(0x5a, SCR(iobase));
  401. b1 = inb(SCR(iobase));
  402. outb(0xa5, SCR(iobase));
  403. b2 = inb(SCR(iobase));
  404. if ((b1 != 0x5a) || (b2 != 0xa5))
  405. u = c_uart_8250;
  406. }
  407. return u;
  408. }
  409. /******************************************************************************
  410. * Rx Section
  411. ******************************************************************************/
  412. static inline void yam_rx_flag(struct net_device *dev, struct yam_port *yp)
  413. {
  414. if (yp->dcd && yp->rx_len >= 3 && yp->rx_len < YAM_MAX_FRAME) {
  415. int pkt_len = yp->rx_len - 2 + 1; /* -CRC + kiss */
  416. struct sk_buff *skb;
  417. if ((yp->rx_crch & yp->rx_crcl) != 0xFF) {
  418. /* Bad crc */
  419. } else {
  420. if (!(skb = dev_alloc_skb(pkt_len))) {
  421. printk(KERN_WARNING "%s: memory squeeze, dropping packet\n", dev->name);
  422. ++yp->stats.rx_dropped;
  423. } else {
  424. unsigned char *cp;
  425. cp = skb_put(skb, pkt_len);
  426. *cp++ = 0; /* KISS kludge */
  427. memcpy(cp, yp->rx_buf, pkt_len - 1);
  428. skb->protocol = ax25_type_trans(skb, dev);
  429. netif_rx(skb);
  430. dev->last_rx = jiffies;
  431. ++yp->stats.rx_packets;
  432. }
  433. }
  434. }
  435. yp->rx_len = 0;
  436. yp->rx_crcl = 0x21;
  437. yp->rx_crch = 0xf3;
  438. }
  439. static inline void yam_rx_byte(struct net_device *dev, struct yam_port *yp, unsigned char rxb)
  440. {
  441. if (yp->rx_len < YAM_MAX_FRAME) {
  442. unsigned char c = yp->rx_crcl;
  443. yp->rx_crcl = (chktabl[c] ^ yp->rx_crch);
  444. yp->rx_crch = (chktabh[c] ^ rxb);
  445. yp->rx_buf[yp->rx_len++] = rxb;
  446. }
  447. }
  448. /********************************************************************************
  449. * TX Section
  450. ********************************************************************************/
  451. static void ptt_on(struct net_device *dev)
  452. {
  453. outb(PTT_ON, MCR(dev->base_addr));
  454. }
  455. static void ptt_off(struct net_device *dev)
  456. {
  457. outb(PTT_OFF, MCR(dev->base_addr));
  458. }
  459. static int yam_send_packet(struct sk_buff *skb, struct net_device *dev)
  460. {
  461. struct yam_port *yp = netdev_priv(dev);
  462. skb_queue_tail(&yp->send_queue, skb);
  463. dev->trans_start = jiffies;
  464. return 0;
  465. }
  466. static void yam_start_tx(struct net_device *dev, struct yam_port *yp)
  467. {
  468. if ((yp->tx_state == TX_TAIL) || (yp->txd == 0))
  469. yp->tx_count = 1;
  470. else
  471. yp->tx_count = (yp->bitrate * yp->txd) / 8000;
  472. yp->tx_state = TX_HEAD;
  473. ptt_on(dev);
  474. }
  475. static unsigned short random_seed;
  476. static inline unsigned short random_num(void)
  477. {
  478. random_seed = 28629 * random_seed + 157;
  479. return random_seed;
  480. }
  481. static void yam_arbitrate(struct net_device *dev)
  482. {
  483. struct yam_port *yp = netdev_priv(dev);
  484. if (yp->magic != YAM_MAGIC || yp->tx_state != TX_OFF ||
  485. skb_queue_empty(&yp->send_queue))
  486. return;
  487. /* tx_state is TX_OFF and there is data to send */
  488. if (yp->dupmode) {
  489. /* Full duplex mode, don't wait */
  490. yam_start_tx(dev, yp);
  491. return;
  492. }
  493. if (yp->dcd) {
  494. /* DCD on, wait slotime ... */
  495. yp->slotcnt = yp->slot / 10;
  496. return;
  497. }
  498. /* Is slottime passed ? */
  499. if ((--yp->slotcnt) > 0)
  500. return;
  501. yp->slotcnt = yp->slot / 10;
  502. /* is random > persist ? */
  503. if ((random_num() % 256) > yp->pers)
  504. return;
  505. yam_start_tx(dev, yp);
  506. }
  507. static void yam_dotimer(unsigned long dummy)
  508. {
  509. int i;
  510. for (i = 0; i < NR_PORTS; i++) {
  511. struct net_device *dev = yam_devs[i];
  512. if (dev && netif_running(dev))
  513. yam_arbitrate(dev);
  514. }
  515. yam_timer.expires = jiffies + HZ / 100;
  516. add_timer(&yam_timer);
  517. }
  518. static void yam_tx_byte(struct net_device *dev, struct yam_port *yp)
  519. {
  520. struct sk_buff *skb;
  521. unsigned char b, temp;
  522. switch (yp->tx_state) {
  523. case TX_OFF:
  524. break;
  525. case TX_HEAD:
  526. if (--yp->tx_count <= 0) {
  527. if (!(skb = skb_dequeue(&yp->send_queue))) {
  528. ptt_off(dev);
  529. yp->tx_state = TX_OFF;
  530. break;
  531. }
  532. yp->tx_state = TX_DATA;
  533. if (skb->data[0] != 0) {
  534. /* do_kiss_params(s, skb->data, skb->len); */
  535. dev_kfree_skb_any(skb);
  536. break;
  537. }
  538. yp->tx_len = skb->len - 1; /* strip KISS byte */
  539. if (yp->tx_len >= YAM_MAX_FRAME || yp->tx_len < 2) {
  540. dev_kfree_skb_any(skb);
  541. break;
  542. }
  543. memcpy(yp->tx_buf, skb->data + 1, yp->tx_len);
  544. dev_kfree_skb_any(skb);
  545. yp->tx_count = 0;
  546. yp->tx_crcl = 0x21;
  547. yp->tx_crch = 0xf3;
  548. yp->tx_state = TX_DATA;
  549. }
  550. break;
  551. case TX_DATA:
  552. b = yp->tx_buf[yp->tx_count++];
  553. outb(b, THR(dev->base_addr));
  554. temp = yp->tx_crcl;
  555. yp->tx_crcl = chktabl[temp] ^ yp->tx_crch;
  556. yp->tx_crch = chktabh[temp] ^ b;
  557. if (yp->tx_count >= yp->tx_len) {
  558. yp->tx_state = TX_CRC1;
  559. }
  560. break;
  561. case TX_CRC1:
  562. yp->tx_crch = chktabl[yp->tx_crcl] ^ yp->tx_crch;
  563. yp->tx_crcl = chktabh[yp->tx_crcl] ^ chktabl[yp->tx_crch] ^ 0xff;
  564. outb(yp->tx_crcl, THR(dev->base_addr));
  565. yp->tx_state = TX_CRC2;
  566. break;
  567. case TX_CRC2:
  568. outb(chktabh[yp->tx_crch] ^ 0xFF, THR(dev->base_addr));
  569. if (skb_queue_empty(&yp->send_queue)) {
  570. yp->tx_count = (yp->bitrate * yp->txtail) / 8000;
  571. if (yp->dupmode == 2)
  572. yp->tx_count += (yp->bitrate * yp->holdd) / 8;
  573. if (yp->tx_count == 0)
  574. yp->tx_count = 1;
  575. yp->tx_state = TX_TAIL;
  576. } else {
  577. yp->tx_count = 1;
  578. yp->tx_state = TX_HEAD;
  579. }
  580. ++yp->stats.tx_packets;
  581. break;
  582. case TX_TAIL:
  583. if (--yp->tx_count <= 0) {
  584. yp->tx_state = TX_OFF;
  585. ptt_off(dev);
  586. }
  587. break;
  588. }
  589. }
  590. /***********************************************************************************
  591. * ISR routine
  592. ************************************************************************************/
  593. static irqreturn_t yam_interrupt(int irq, void *dev_id)
  594. {
  595. struct net_device *dev;
  596. struct yam_port *yp;
  597. unsigned char iir;
  598. int counter = 100;
  599. int i;
  600. int handled = 0;
  601. for (i = 0; i < NR_PORTS; i++) {
  602. dev = yam_devs[i];
  603. yp = netdev_priv(dev);
  604. if (!netif_running(dev))
  605. continue;
  606. while ((iir = IIR_MASK & inb(IIR(dev->base_addr))) != IIR_NOPEND) {
  607. unsigned char msr = inb(MSR(dev->base_addr));
  608. unsigned char lsr = inb(LSR(dev->base_addr));
  609. unsigned char rxb;
  610. handled = 1;
  611. if (lsr & LSR_OE)
  612. ++yp->stats.rx_fifo_errors;
  613. yp->dcd = (msr & RX_DCD) ? 1 : 0;
  614. if (--counter <= 0) {
  615. printk(KERN_ERR "%s: too many irq iir=%d\n",
  616. dev->name, iir);
  617. goto out;
  618. }
  619. if (msr & TX_RDY) {
  620. ++yp->nb_mdint;
  621. yam_tx_byte(dev, yp);
  622. }
  623. if (lsr & LSR_RXC) {
  624. ++yp->nb_rxint;
  625. rxb = inb(RBR(dev->base_addr));
  626. if (msr & RX_FLAG)
  627. yam_rx_flag(dev, yp);
  628. else
  629. yam_rx_byte(dev, yp, rxb);
  630. }
  631. }
  632. }
  633. out:
  634. return IRQ_RETVAL(handled);
  635. }
  636. #ifdef CONFIG_PROC_FS
  637. static void *yam_seq_start(struct seq_file *seq, loff_t *pos)
  638. {
  639. return (*pos < NR_PORTS) ? yam_devs[*pos] : NULL;
  640. }
  641. static void *yam_seq_next(struct seq_file *seq, void *v, loff_t *pos)
  642. {
  643. ++*pos;
  644. return (*pos < NR_PORTS) ? yam_devs[*pos] : NULL;
  645. }
  646. static void yam_seq_stop(struct seq_file *seq, void *v)
  647. {
  648. }
  649. static int yam_seq_show(struct seq_file *seq, void *v)
  650. {
  651. struct net_device *dev = v;
  652. const struct yam_port *yp = netdev_priv(dev);
  653. seq_printf(seq, "Device %s\n", dev->name);
  654. seq_printf(seq, " Up %d\n", netif_running(dev));
  655. seq_printf(seq, " Speed %u\n", yp->bitrate);
  656. seq_printf(seq, " IoBase 0x%x\n", yp->iobase);
  657. seq_printf(seq, " BaudRate %u\n", yp->baudrate);
  658. seq_printf(seq, " IRQ %u\n", yp->irq);
  659. seq_printf(seq, " TxState %u\n", yp->tx_state);
  660. seq_printf(seq, " Duplex %u\n", yp->dupmode);
  661. seq_printf(seq, " HoldDly %u\n", yp->holdd);
  662. seq_printf(seq, " TxDelay %u\n", yp->txd);
  663. seq_printf(seq, " TxTail %u\n", yp->txtail);
  664. seq_printf(seq, " SlotTime %u\n", yp->slot);
  665. seq_printf(seq, " Persist %u\n", yp->pers);
  666. seq_printf(seq, " TxFrames %lu\n", yp->stats.tx_packets);
  667. seq_printf(seq, " RxFrames %lu\n", yp->stats.rx_packets);
  668. seq_printf(seq, " TxInt %u\n", yp->nb_mdint);
  669. seq_printf(seq, " RxInt %u\n", yp->nb_rxint);
  670. seq_printf(seq, " RxOver %lu\n", yp->stats.rx_fifo_errors);
  671. seq_printf(seq, "\n");
  672. return 0;
  673. }
  674. static struct seq_operations yam_seqops = {
  675. .start = yam_seq_start,
  676. .next = yam_seq_next,
  677. .stop = yam_seq_stop,
  678. .show = yam_seq_show,
  679. };
  680. static int yam_info_open(struct inode *inode, struct file *file)
  681. {
  682. return seq_open(file, &yam_seqops);
  683. }
  684. static struct file_operations yam_info_fops = {
  685. .owner = THIS_MODULE,
  686. .open = yam_info_open,
  687. .read = seq_read,
  688. .llseek = seq_lseek,
  689. .release = seq_release,
  690. };
  691. #endif
  692. /* --------------------------------------------------------------------- */
  693. static struct net_device_stats *yam_get_stats(struct net_device *dev)
  694. {
  695. struct yam_port *yp;
  696. if (!dev)
  697. return NULL;
  698. yp = netdev_priv(dev);
  699. if (yp->magic != YAM_MAGIC)
  700. return NULL;
  701. /*
  702. * Get the current statistics. This may be called with the
  703. * card open or closed.
  704. */
  705. return &yp->stats;
  706. }
  707. /* --------------------------------------------------------------------- */
  708. static int yam_open(struct net_device *dev)
  709. {
  710. struct yam_port *yp = netdev_priv(dev);
  711. enum uart u;
  712. int i;
  713. int ret=0;
  714. printk(KERN_INFO "Trying %s at iobase 0x%lx irq %u\n", dev->name, dev->base_addr, dev->irq);
  715. if (!dev || !yp->bitrate)
  716. return -ENXIO;
  717. if (!dev->base_addr || dev->base_addr > 0x1000 - YAM_EXTENT ||
  718. dev->irq < 2 || dev->irq > 15) {
  719. return -ENXIO;
  720. }
  721. if (!request_region(dev->base_addr, YAM_EXTENT, dev->name))
  722. {
  723. printk(KERN_ERR "%s: cannot 0x%lx busy\n", dev->name, dev->base_addr);
  724. return -EACCES;
  725. }
  726. if ((u = yam_check_uart(dev->base_addr)) == c_uart_unknown) {
  727. printk(KERN_ERR "%s: cannot find uart type\n", dev->name);
  728. ret = -EIO;
  729. goto out_release_base;
  730. }
  731. if (fpga_download(dev->base_addr, yp->bitrate)) {
  732. printk(KERN_ERR "%s: cannot init FPGA\n", dev->name);
  733. ret = -EIO;
  734. goto out_release_base;
  735. }
  736. outb(0, IER(dev->base_addr));
  737. if (request_irq(dev->irq, yam_interrupt, IRQF_DISABLED | IRQF_SHARED, dev->name, dev)) {
  738. printk(KERN_ERR "%s: irq %d busy\n", dev->name, dev->irq);
  739. ret = -EBUSY;
  740. goto out_release_base;
  741. }
  742. yam_set_uart(dev);
  743. netif_start_queue(dev);
  744. yp->slotcnt = yp->slot / 10;
  745. /* Reset overruns for all ports - FPGA programming makes overruns */
  746. for (i = 0; i < NR_PORTS; i++) {
  747. struct net_device *dev = yam_devs[i];
  748. struct yam_port *yp = netdev_priv(dev);
  749. inb(LSR(dev->base_addr));
  750. yp->stats.rx_fifo_errors = 0;
  751. }
  752. printk(KERN_INFO "%s at iobase 0x%lx irq %u uart %s\n", dev->name, dev->base_addr, dev->irq,
  753. uart_str[u]);
  754. return 0;
  755. out_release_base:
  756. release_region(dev->base_addr, YAM_EXTENT);
  757. return ret;
  758. }
  759. /* --------------------------------------------------------------------- */
  760. static int yam_close(struct net_device *dev)
  761. {
  762. struct sk_buff *skb;
  763. struct yam_port *yp = netdev_priv(dev);
  764. if (!dev)
  765. return -EINVAL;
  766. /*
  767. * disable interrupts
  768. */
  769. outb(0, IER(dev->base_addr));
  770. outb(1, MCR(dev->base_addr));
  771. /* Remove IRQ handler if last */
  772. free_irq(dev->irq,dev);
  773. release_region(dev->base_addr, YAM_EXTENT);
  774. netif_stop_queue(dev);
  775. while ((skb = skb_dequeue(&yp->send_queue)))
  776. dev_kfree_skb(skb);
  777. printk(KERN_INFO "%s: close yam at iobase 0x%lx irq %u\n",
  778. yam_drvname, dev->base_addr, dev->irq);
  779. return 0;
  780. }
  781. /* --------------------------------------------------------------------- */
  782. static int yam_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
  783. {
  784. struct yam_port *yp = netdev_priv(dev);
  785. struct yamdrv_ioctl_cfg yi;
  786. struct yamdrv_ioctl_mcs *ym;
  787. int ioctl_cmd;
  788. if (copy_from_user(&ioctl_cmd, ifr->ifr_data, sizeof(int)))
  789. return -EFAULT;
  790. if (yp->magic != YAM_MAGIC)
  791. return -EINVAL;
  792. if (!capable(CAP_NET_ADMIN))
  793. return -EPERM;
  794. if (cmd != SIOCDEVPRIVATE)
  795. return -EINVAL;
  796. switch (ioctl_cmd) {
  797. case SIOCYAMRESERVED:
  798. return -EINVAL; /* unused */
  799. case SIOCYAMSMCS:
  800. if (netif_running(dev))
  801. return -EINVAL; /* Cannot change this parameter when up */
  802. if ((ym = kmalloc(sizeof(struct yamdrv_ioctl_mcs), GFP_KERNEL)) == NULL)
  803. return -ENOBUFS;
  804. ym->bitrate = 9600;
  805. if (copy_from_user(ym, ifr->ifr_data, sizeof(struct yamdrv_ioctl_mcs))) {
  806. kfree(ym);
  807. return -EFAULT;
  808. }
  809. if (ym->bitrate > YAM_MAXBITRATE) {
  810. kfree(ym);
  811. return -EINVAL;
  812. }
  813. add_mcs(ym->bits, ym->bitrate);
  814. kfree(ym);
  815. break;
  816. case SIOCYAMSCFG:
  817. if (!capable(CAP_SYS_RAWIO))
  818. return -EPERM;
  819. if (copy_from_user(&yi, ifr->ifr_data, sizeof(struct yamdrv_ioctl_cfg)))
  820. return -EFAULT;
  821. if ((yi.cfg.mask & YAM_IOBASE) && netif_running(dev))
  822. return -EINVAL; /* Cannot change this parameter when up */
  823. if ((yi.cfg.mask & YAM_IRQ) && netif_running(dev))
  824. return -EINVAL; /* Cannot change this parameter when up */
  825. if ((yi.cfg.mask & YAM_BITRATE) && netif_running(dev))
  826. return -EINVAL; /* Cannot change this parameter when up */
  827. if ((yi.cfg.mask & YAM_BAUDRATE) && netif_running(dev))
  828. return -EINVAL; /* Cannot change this parameter when up */
  829. if (yi.cfg.mask & YAM_IOBASE) {
  830. yp->iobase = yi.cfg.iobase;
  831. dev->base_addr = yi.cfg.iobase;
  832. }
  833. if (yi.cfg.mask & YAM_IRQ) {
  834. if (yi.cfg.irq > 15)
  835. return -EINVAL;
  836. yp->irq = yi.cfg.irq;
  837. dev->irq = yi.cfg.irq;
  838. }
  839. if (yi.cfg.mask & YAM_BITRATE) {
  840. if (yi.cfg.bitrate > YAM_MAXBITRATE)
  841. return -EINVAL;
  842. yp->bitrate = yi.cfg.bitrate;
  843. }
  844. if (yi.cfg.mask & YAM_BAUDRATE) {
  845. if (yi.cfg.baudrate > YAM_MAXBAUDRATE)
  846. return -EINVAL;
  847. yp->baudrate = yi.cfg.baudrate;
  848. }
  849. if (yi.cfg.mask & YAM_MODE) {
  850. if (yi.cfg.mode > YAM_MAXMODE)
  851. return -EINVAL;
  852. yp->dupmode = yi.cfg.mode;
  853. }
  854. if (yi.cfg.mask & YAM_HOLDDLY) {
  855. if (yi.cfg.holddly > YAM_MAXHOLDDLY)
  856. return -EINVAL;
  857. yp->holdd = yi.cfg.holddly;
  858. }
  859. if (yi.cfg.mask & YAM_TXDELAY) {
  860. if (yi.cfg.txdelay > YAM_MAXTXDELAY)
  861. return -EINVAL;
  862. yp->txd = yi.cfg.txdelay;
  863. }
  864. if (yi.cfg.mask & YAM_TXTAIL) {
  865. if (yi.cfg.txtail > YAM_MAXTXTAIL)
  866. return -EINVAL;
  867. yp->txtail = yi.cfg.txtail;
  868. }
  869. if (yi.cfg.mask & YAM_PERSIST) {
  870. if (yi.cfg.persist > YAM_MAXPERSIST)
  871. return -EINVAL;
  872. yp->pers = yi.cfg.persist;
  873. }
  874. if (yi.cfg.mask & YAM_SLOTTIME) {
  875. if (yi.cfg.slottime > YAM_MAXSLOTTIME)
  876. return -EINVAL;
  877. yp->slot = yi.cfg.slottime;
  878. yp->slotcnt = yp->slot / 10;
  879. }
  880. break;
  881. case SIOCYAMGCFG:
  882. yi.cfg.mask = 0xffffffff;
  883. yi.cfg.iobase = yp->iobase;
  884. yi.cfg.irq = yp->irq;
  885. yi.cfg.bitrate = yp->bitrate;
  886. yi.cfg.baudrate = yp->baudrate;
  887. yi.cfg.mode = yp->dupmode;
  888. yi.cfg.txdelay = yp->txd;
  889. yi.cfg.holddly = yp->holdd;
  890. yi.cfg.txtail = yp->txtail;
  891. yi.cfg.persist = yp->pers;
  892. yi.cfg.slottime = yp->slot;
  893. if (copy_to_user(ifr->ifr_data, &yi, sizeof(struct yamdrv_ioctl_cfg)))
  894. return -EFAULT;
  895. break;
  896. default:
  897. return -EINVAL;
  898. }
  899. return 0;
  900. }
  901. /* --------------------------------------------------------------------- */
  902. static int yam_set_mac_address(struct net_device *dev, void *addr)
  903. {
  904. struct sockaddr *sa = (struct sockaddr *) addr;
  905. /* addr is an AX.25 shifted ASCII mac address */
  906. memcpy(dev->dev_addr, sa->sa_data, dev->addr_len);
  907. return 0;
  908. }
  909. /* --------------------------------------------------------------------- */
  910. static void yam_setup(struct net_device *dev)
  911. {
  912. struct yam_port *yp = netdev_priv(dev);
  913. yp->magic = YAM_MAGIC;
  914. yp->bitrate = DEFAULT_BITRATE;
  915. yp->baudrate = DEFAULT_BITRATE * 2;
  916. yp->iobase = 0;
  917. yp->irq = 0;
  918. yp->dupmode = 0;
  919. yp->holdd = DEFAULT_HOLDD;
  920. yp->txd = DEFAULT_TXD;
  921. yp->txtail = DEFAULT_TXTAIL;
  922. yp->slot = DEFAULT_SLOT;
  923. yp->pers = DEFAULT_PERS;
  924. yp->dev = dev;
  925. dev->base_addr = yp->iobase;
  926. dev->irq = yp->irq;
  927. dev->open = yam_open;
  928. dev->stop = yam_close;
  929. dev->do_ioctl = yam_ioctl;
  930. dev->hard_start_xmit = yam_send_packet;
  931. dev->get_stats = yam_get_stats;
  932. skb_queue_head_init(&yp->send_queue);
  933. dev->hard_header = ax25_hard_header;
  934. dev->rebuild_header = ax25_rebuild_header;
  935. dev->set_mac_address = yam_set_mac_address;
  936. dev->type = ARPHRD_AX25;
  937. dev->hard_header_len = AX25_MAX_HEADER_LEN;
  938. dev->mtu = AX25_MTU;
  939. dev->addr_len = AX25_ADDR_LEN;
  940. memcpy(dev->broadcast, &ax25_bcast, AX25_ADDR_LEN);
  941. memcpy(dev->dev_addr, &ax25_defaddr, AX25_ADDR_LEN);
  942. }
  943. static int __init yam_init_driver(void)
  944. {
  945. struct net_device *dev;
  946. int i, err;
  947. char name[IFNAMSIZ];
  948. printk(yam_drvinfo);
  949. for (i = 0; i < NR_PORTS; i++) {
  950. sprintf(name, "yam%d", i);
  951. dev = alloc_netdev(sizeof(struct yam_port), name,
  952. yam_setup);
  953. if (!dev) {
  954. printk(KERN_ERR "yam: cannot allocate net device %s\n",
  955. dev->name);
  956. err = -ENOMEM;
  957. goto error;
  958. }
  959. err = register_netdev(dev);
  960. if (err) {
  961. printk(KERN_WARNING "yam: cannot register net device %s\n", dev->name);
  962. goto error;
  963. }
  964. yam_devs[i] = dev;
  965. }
  966. yam_timer.function = yam_dotimer;
  967. yam_timer.expires = jiffies + HZ / 100;
  968. add_timer(&yam_timer);
  969. proc_net_fops_create("yam", S_IRUGO, &yam_info_fops);
  970. return 0;
  971. error:
  972. while (--i >= 0) {
  973. unregister_netdev(yam_devs[i]);
  974. free_netdev(yam_devs[i]);
  975. }
  976. return err;
  977. }
  978. /* --------------------------------------------------------------------- */
  979. static void __exit yam_cleanup_driver(void)
  980. {
  981. struct yam_mcs *p;
  982. int i;
  983. del_timer(&yam_timer);
  984. for (i = 0; i < NR_PORTS; i++) {
  985. struct net_device *dev = yam_devs[i];
  986. if (dev) {
  987. unregister_netdev(dev);
  988. free_netdev(dev);
  989. }
  990. }
  991. while (yam_data) {
  992. p = yam_data;
  993. yam_data = yam_data->next;
  994. kfree(p);
  995. }
  996. proc_net_remove("yam");
  997. }
  998. /* --------------------------------------------------------------------- */
  999. MODULE_AUTHOR("Frederic Rible F1OAT frible@teaser.fr");
  1000. MODULE_DESCRIPTION("Yam amateur radio modem driver");
  1001. MODULE_LICENSE("GPL");
  1002. module_init(yam_init_driver);
  1003. module_exit(yam_cleanup_driver);
  1004. /* --------------------------------------------------------------------- */