omap-cpufreq.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302
  1. /*
  2. * CPU frequency scaling for OMAP using OPP information
  3. *
  4. * Copyright (C) 2005 Nokia Corporation
  5. * Written by Tony Lindgren <tony@atomide.com>
  6. *
  7. * Based on cpu-sa1110.c, Copyright (C) 2001 Russell King
  8. *
  9. * Copyright (C) 2007-2011 Texas Instruments, Inc.
  10. * - OMAP3/4 support by Rajendra Nayak, Santosh Shilimkar
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License version 2 as
  14. * published by the Free Software Foundation.
  15. */
  16. #include <linux/types.h>
  17. #include <linux/kernel.h>
  18. #include <linux/sched.h>
  19. #include <linux/cpufreq.h>
  20. #include <linux/delay.h>
  21. #include <linux/init.h>
  22. #include <linux/err.h>
  23. #include <linux/clk.h>
  24. #include <linux/io.h>
  25. #include <linux/opp.h>
  26. #include <linux/cpu.h>
  27. #include <linux/module.h>
  28. #include <linux/regulator/consumer.h>
  29. #include <asm/smp_plat.h>
  30. #include <asm/cpu.h>
  31. #include <plat/clock.h>
  32. #include <plat/omap-pm.h>
  33. #include <plat/common.h>
  34. #include <plat/omap_device.h>
  35. #include <mach/hardware.h>
  36. /* OPP tolerance in percentage */
  37. #define OPP_TOLERANCE 4
  38. static struct cpufreq_frequency_table *freq_table;
  39. static atomic_t freq_table_users = ATOMIC_INIT(0);
  40. static struct clk *mpu_clk;
  41. static char *mpu_clk_name;
  42. static struct device *mpu_dev;
  43. static struct regulator *mpu_reg;
  44. static int omap_verify_speed(struct cpufreq_policy *policy)
  45. {
  46. if (!freq_table)
  47. return -EINVAL;
  48. return cpufreq_frequency_table_verify(policy, freq_table);
  49. }
  50. static unsigned int omap_getspeed(unsigned int cpu)
  51. {
  52. unsigned long rate;
  53. if (cpu >= NR_CPUS)
  54. return 0;
  55. rate = clk_get_rate(mpu_clk) / 1000;
  56. return rate;
  57. }
  58. static int omap_target(struct cpufreq_policy *policy,
  59. unsigned int target_freq,
  60. unsigned int relation)
  61. {
  62. unsigned int i;
  63. int r, ret = 0;
  64. struct cpufreq_freqs freqs;
  65. struct opp *opp;
  66. unsigned long freq, volt = 0, volt_old = 0, tol = 0;
  67. if (!freq_table) {
  68. dev_err(mpu_dev, "%s: cpu%d: no freq table!\n", __func__,
  69. policy->cpu);
  70. return -EINVAL;
  71. }
  72. ret = cpufreq_frequency_table_target(policy, freq_table, target_freq,
  73. relation, &i);
  74. if (ret) {
  75. dev_dbg(mpu_dev, "%s: cpu%d: no freq match for %d(ret=%d)\n",
  76. __func__, policy->cpu, target_freq, ret);
  77. return ret;
  78. }
  79. freqs.new = freq_table[i].frequency;
  80. if (!freqs.new) {
  81. dev_err(mpu_dev, "%s: cpu%d: no match for freq %d\n", __func__,
  82. policy->cpu, target_freq);
  83. return -EINVAL;
  84. }
  85. freqs.old = omap_getspeed(policy->cpu);
  86. freqs.cpu = policy->cpu;
  87. if (freqs.old == freqs.new && policy->cur == freqs.new)
  88. return ret;
  89. /* notifiers */
  90. for_each_cpu(i, policy->cpus) {
  91. freqs.cpu = i;
  92. cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
  93. }
  94. freq = freqs.new * 1000;
  95. if (mpu_reg) {
  96. opp = opp_find_freq_ceil(mpu_dev, &freq);
  97. if (IS_ERR(opp)) {
  98. dev_err(mpu_dev, "%s: unable to find MPU OPP for %d\n",
  99. __func__, freqs.new);
  100. return -EINVAL;
  101. }
  102. volt = opp_get_voltage(opp);
  103. tol = volt * OPP_TOLERANCE / 100;
  104. volt_old = regulator_get_voltage(mpu_reg);
  105. }
  106. dev_dbg(mpu_dev, "cpufreq-omap: %u MHz, %ld mV --> %u MHz, %ld mV\n",
  107. freqs.old / 1000, volt_old ? volt_old / 1000 : -1,
  108. freqs.new / 1000, volt ? volt / 1000 : -1);
  109. /* scaling up? scale voltage before frequency */
  110. if (mpu_reg && (freqs.new > freqs.old)) {
  111. r = regulator_set_voltage(mpu_reg, volt - tol, volt + tol);
  112. if (r < 0) {
  113. dev_warn(mpu_dev, "%s: unable to scale voltage up.\n",
  114. __func__);
  115. freqs.new = freqs.old;
  116. goto done;
  117. }
  118. }
  119. ret = clk_set_rate(mpu_clk, freqs.new * 1000);
  120. /* scaling down? scale voltage after frequency */
  121. if (mpu_reg && (freqs.new < freqs.old)) {
  122. r = regulator_set_voltage(mpu_reg, volt - tol, volt + tol);
  123. if (r < 0) {
  124. dev_warn(mpu_dev, "%s: unable to scale voltage down.\n",
  125. __func__);
  126. ret = clk_set_rate(mpu_clk, freqs.old * 1000);
  127. freqs.new = freqs.old;
  128. goto done;
  129. }
  130. }
  131. freqs.new = omap_getspeed(policy->cpu);
  132. done:
  133. /* notifiers */
  134. for_each_cpu(i, policy->cpus) {
  135. freqs.cpu = i;
  136. cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
  137. }
  138. return ret;
  139. }
  140. static inline void freq_table_free(void)
  141. {
  142. if (atomic_dec_and_test(&freq_table_users))
  143. opp_free_cpufreq_table(mpu_dev, &freq_table);
  144. }
  145. static int __cpuinit omap_cpu_init(struct cpufreq_policy *policy)
  146. {
  147. int result = 0;
  148. mpu_clk = clk_get(NULL, mpu_clk_name);
  149. if (IS_ERR(mpu_clk))
  150. return PTR_ERR(mpu_clk);
  151. if (policy->cpu >= NR_CPUS) {
  152. result = -EINVAL;
  153. goto fail_ck;
  154. }
  155. policy->cur = policy->min = policy->max = omap_getspeed(policy->cpu);
  156. if (!freq_table)
  157. result = opp_init_cpufreq_table(mpu_dev, &freq_table);
  158. if (result) {
  159. dev_err(mpu_dev, "%s: cpu%d: failed creating freq table[%d]\n",
  160. __func__, policy->cpu, result);
  161. goto fail_ck;
  162. }
  163. atomic_inc_return(&freq_table_users);
  164. result = cpufreq_frequency_table_cpuinfo(policy, freq_table);
  165. if (result)
  166. goto fail_table;
  167. cpufreq_frequency_table_get_attr(freq_table, policy->cpu);
  168. policy->min = policy->cpuinfo.min_freq;
  169. policy->max = policy->cpuinfo.max_freq;
  170. policy->cur = omap_getspeed(policy->cpu);
  171. /*
  172. * On OMAP SMP configuartion, both processors share the voltage
  173. * and clock. So both CPUs needs to be scaled together and hence
  174. * needs software co-ordination. Use cpufreq affected_cpus
  175. * interface to handle this scenario. Additional is_smp() check
  176. * is to keep SMP_ON_UP build working.
  177. */
  178. if (is_smp()) {
  179. policy->shared_type = CPUFREQ_SHARED_TYPE_ANY;
  180. cpumask_setall(policy->cpus);
  181. }
  182. /* FIXME: what's the actual transition time? */
  183. policy->cpuinfo.transition_latency = 300 * 1000;
  184. return 0;
  185. fail_table:
  186. freq_table_free();
  187. fail_ck:
  188. clk_put(mpu_clk);
  189. return result;
  190. }
  191. static int omap_cpu_exit(struct cpufreq_policy *policy)
  192. {
  193. freq_table_free();
  194. clk_put(mpu_clk);
  195. return 0;
  196. }
  197. static struct freq_attr *omap_cpufreq_attr[] = {
  198. &cpufreq_freq_attr_scaling_available_freqs,
  199. NULL,
  200. };
  201. static struct cpufreq_driver omap_driver = {
  202. .flags = CPUFREQ_STICKY,
  203. .verify = omap_verify_speed,
  204. .target = omap_target,
  205. .get = omap_getspeed,
  206. .init = omap_cpu_init,
  207. .exit = omap_cpu_exit,
  208. .name = "omap",
  209. .attr = omap_cpufreq_attr,
  210. };
  211. static int __init omap_cpufreq_init(void)
  212. {
  213. if (cpu_is_omap24xx())
  214. mpu_clk_name = "virt_prcm_set";
  215. else if (cpu_is_omap34xx())
  216. mpu_clk_name = "dpll1_ck";
  217. else if (cpu_is_omap44xx())
  218. mpu_clk_name = "dpll_mpu_ck";
  219. if (!mpu_clk_name) {
  220. pr_err("%s: unsupported Silicon?\n", __func__);
  221. return -EINVAL;
  222. }
  223. mpu_dev = omap_device_get_by_hwmod_name("mpu");
  224. if (IS_ERR(mpu_dev)) {
  225. pr_warning("%s: unable to get the mpu device\n", __func__);
  226. return PTR_ERR(mpu_dev);
  227. }
  228. mpu_reg = regulator_get(mpu_dev, "vcc");
  229. if (IS_ERR(mpu_reg)) {
  230. pr_warning("%s: unable to get MPU regulator\n", __func__);
  231. mpu_reg = NULL;
  232. } else {
  233. /*
  234. * Ensure physical regulator is present.
  235. * (e.g. could be dummy regulator.)
  236. */
  237. if (regulator_get_voltage(mpu_reg) < 0) {
  238. pr_warn("%s: physical regulator not present for MPU\n",
  239. __func__);
  240. regulator_put(mpu_reg);
  241. mpu_reg = NULL;
  242. }
  243. }
  244. return cpufreq_register_driver(&omap_driver);
  245. }
  246. static void __exit omap_cpufreq_exit(void)
  247. {
  248. cpufreq_unregister_driver(&omap_driver);
  249. }
  250. MODULE_DESCRIPTION("cpufreq driver for OMAP SoCs");
  251. MODULE_LICENSE("GPL");
  252. module_init(omap_cpufreq_init);
  253. module_exit(omap_cpufreq_exit);