smctr.c 187 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@redhat.com> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/kernel.h>
  32. #include <linux/types.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/ptrace.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/slab.h>
  39. #include <linux/string.h>
  40. #include <linux/time.h>
  41. #include <linux/errno.h>
  42. #include <linux/init.h>
  43. #include <linux/mca-legacy.h>
  44. #include <linux/delay.h>
  45. #include <linux/netdevice.h>
  46. #include <linux/etherdevice.h>
  47. #include <linux/skbuff.h>
  48. #include <linux/trdevice.h>
  49. #include <linux/bitops.h>
  50. #include <asm/system.h>
  51. #include <asm/io.h>
  52. #include <asm/dma.h>
  53. #include <asm/irq.h>
  54. #if BITS_PER_LONG == 64
  55. #error FIXME: driver does not support 64-bit platforms
  56. #endif
  57. #include "smctr.h" /* Our Stuff */
  58. #include "smctr_firmware.h" /* SMC adapter firmware */
  59. static char version[] __initdata = KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  60. static const char cardname[] = "smctr";
  61. #define SMCTR_IO_EXTENT 20
  62. #ifdef CONFIG_MCA_LEGACY
  63. static unsigned int smctr_posid = 0x6ec6;
  64. #endif
  65. static int ringspeed;
  66. /* SMC Name of the Adapter. */
  67. static char smctr_name[] = "SMC TokenCard";
  68. static char *smctr_model = "Unknown";
  69. /* Use 0 for production, 1 for verification, 2 for debug, and
  70. * 3 for very verbose debug.
  71. */
  72. #ifndef SMCTR_DEBUG
  73. #define SMCTR_DEBUG 1
  74. #endif
  75. static unsigned int smctr_debug = SMCTR_DEBUG;
  76. /* smctr.c prototypes and functions are arranged alphabeticly
  77. * for clearity, maintainability and pure old fashion fun.
  78. */
  79. /* A */
  80. static int smctr_alloc_shared_memory(struct net_device *dev);
  81. /* B */
  82. static int smctr_bypass_state(struct net_device *dev);
  83. /* C */
  84. static int smctr_checksum_firmware(struct net_device *dev);
  85. static int __init smctr_chk_isa(struct net_device *dev);
  86. static int smctr_chg_rx_mask(struct net_device *dev);
  87. static int smctr_clear_int(struct net_device *dev);
  88. static int smctr_clear_trc_reset(int ioaddr);
  89. static int smctr_close(struct net_device *dev);
  90. /* D */
  91. static int smctr_decode_firmware(struct net_device *dev);
  92. static int smctr_disable_16bit(struct net_device *dev);
  93. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  94. static int smctr_disable_bic_int(struct net_device *dev);
  95. /* E */
  96. static int smctr_enable_16bit(struct net_device *dev);
  97. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  98. static int smctr_enable_adapter_ram(struct net_device *dev);
  99. static int smctr_enable_bic_int(struct net_device *dev);
  100. /* G */
  101. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  102. static int smctr_get_group_address(struct net_device *dev);
  103. static int smctr_get_functional_address(struct net_device *dev);
  104. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  105. static int smctr_get_physical_drop_number(struct net_device *dev);
  106. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  107. static int smctr_get_station_id(struct net_device *dev);
  108. static struct net_device_stats *smctr_get_stats(struct net_device *dev);
  109. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  110. __u16 bytes_count);
  111. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  112. /* H */
  113. static int smctr_hardware_send_packet(struct net_device *dev,
  114. struct net_local *tp);
  115. /* I */
  116. static int smctr_init_acbs(struct net_device *dev);
  117. static int smctr_init_adapter(struct net_device *dev);
  118. static int smctr_init_card_real(struct net_device *dev);
  119. static int smctr_init_rx_bdbs(struct net_device *dev);
  120. static int smctr_init_rx_fcbs(struct net_device *dev);
  121. static int smctr_init_shared_memory(struct net_device *dev);
  122. static int smctr_init_tx_bdbs(struct net_device *dev);
  123. static int smctr_init_tx_fcbs(struct net_device *dev);
  124. static int smctr_internal_self_test(struct net_device *dev);
  125. static irqreturn_t smctr_interrupt(int irq, void *dev_id);
  126. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  127. __u16 interrupt_enable_mask);
  128. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  129. __u16 ibits);
  130. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  131. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  132. static int smctr_issue_insert_cmd(struct net_device *dev);
  133. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  134. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  135. static int smctr_issue_remove_cmd(struct net_device *dev);
  136. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  137. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  138. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  139. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  141. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  142. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  143. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  144. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  145. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  146. short aword_cnt, void *byte);
  147. static int smctr_issue_write_word_cmd(struct net_device *dev,
  148. short aword_cnt, void *word);
  149. /* J */
  150. static int smctr_join_complete_state(struct net_device *dev);
  151. /* L */
  152. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  153. static int smctr_load_firmware(struct net_device *dev);
  154. static int smctr_load_node_addr(struct net_device *dev);
  155. static int smctr_lobe_media_test(struct net_device *dev);
  156. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  157. static int smctr_lobe_media_test_state(struct net_device *dev);
  158. /* M */
  159. static int smctr_make_8025_hdr(struct net_device *dev,
  160. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  161. static int smctr_make_access_pri(struct net_device *dev,
  162. MAC_SUB_VECTOR *tsv);
  163. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  164. static int smctr_make_auth_funct_class(struct net_device *dev,
  165. MAC_SUB_VECTOR *tsv);
  166. static int smctr_make_corr(struct net_device *dev,
  167. MAC_SUB_VECTOR *tsv, __u16 correlator);
  168. static int smctr_make_funct_addr(struct net_device *dev,
  169. MAC_SUB_VECTOR *tsv);
  170. static int smctr_make_group_addr(struct net_device *dev,
  171. MAC_SUB_VECTOR *tsv);
  172. static int smctr_make_phy_drop_num(struct net_device *dev,
  173. MAC_SUB_VECTOR *tsv);
  174. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  175. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_ring_station_status(struct net_device *dev,
  177. MAC_SUB_VECTOR *tsv);
  178. static int smctr_make_ring_station_version(struct net_device *dev,
  179. MAC_SUB_VECTOR *tsv);
  180. static int smctr_make_tx_status_code(struct net_device *dev,
  181. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  182. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  183. MAC_SUB_VECTOR *tsv);
  184. static int smctr_make_wrap_data(struct net_device *dev,
  185. MAC_SUB_VECTOR *tsv);
  186. /* O */
  187. static int smctr_open(struct net_device *dev);
  188. static int smctr_open_tr(struct net_device *dev);
  189. /* P */
  190. struct net_device *smctr_probe(int unit);
  191. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  192. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  193. struct net_device *dev, __u16 rx_status);
  194. /* R */
  195. static int smctr_ram_memory_test(struct net_device *dev);
  196. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  197. __u16 *correlator);
  198. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  199. __u16 *correlator);
  200. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  201. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  202. MAC_HEADER *rmf, __u16 *correlator);
  203. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  204. __u16 *correlator);
  205. static int smctr_reset_adapter(struct net_device *dev);
  206. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  207. static int smctr_ring_status_chg(struct net_device *dev);
  208. static int smctr_rx_frame(struct net_device *dev);
  209. /* S */
  210. static int smctr_send_dat(struct net_device *dev);
  211. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev);
  212. static int smctr_send_lobe_media_test(struct net_device *dev);
  213. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  214. __u16 correlator);
  215. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  216. __u16 correlator);
  217. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  218. __u16 correlator);
  219. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  220. MAC_HEADER *rmf, __u16 tx_fstatus);
  221. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  222. __u16 rcode, __u16 correlator);
  223. static int smctr_send_rq_init(struct net_device *dev);
  224. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  225. __u16 *tx_fstatus);
  226. static int smctr_set_auth_access_pri(struct net_device *dev,
  227. MAC_SUB_VECTOR *rsv);
  228. static int smctr_set_auth_funct_class(struct net_device *dev,
  229. MAC_SUB_VECTOR *rsv);
  230. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  231. __u16 *correlator);
  232. static int smctr_set_error_timer_value(struct net_device *dev,
  233. MAC_SUB_VECTOR *rsv);
  234. static int smctr_set_frame_forward(struct net_device *dev,
  235. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  236. static int smctr_set_local_ring_num(struct net_device *dev,
  237. MAC_SUB_VECTOR *rsv);
  238. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  239. static void smctr_set_multicast_list(struct net_device *dev);
  240. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  241. static int smctr_set_phy_drop(struct net_device *dev,
  242. MAC_SUB_VECTOR *rsv);
  243. static int smctr_set_ring_speed(struct net_device *dev);
  244. static int smctr_set_rx_look_ahead(struct net_device *dev);
  245. static int smctr_set_trc_reset(int ioaddr);
  246. static int smctr_setup_single_cmd(struct net_device *dev,
  247. __u16 command, __u16 subcommand);
  248. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  249. __u16 command, __u16 subcommand);
  250. static char *smctr_malloc(struct net_device *dev, __u16 size);
  251. static int smctr_status_chg(struct net_device *dev);
  252. /* T */
  253. static void smctr_timeout(struct net_device *dev);
  254. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  255. __u16 queue);
  256. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  257. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  258. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  259. /* U */
  260. static int smctr_update_err_stats(struct net_device *dev);
  261. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  262. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  263. __u16 queue);
  264. /* W */
  265. static int smctr_wait_cmd(struct net_device *dev);
  266. static int smctr_wait_while_cbusy(struct net_device *dev);
  267. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  268. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  269. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  270. /* Allocate Adapter Shared Memory.
  271. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  272. * function "get_num_rx_bdbs" below!!!
  273. *
  274. * Order of memory allocation:
  275. *
  276. * 0. Initial System Configuration Block Pointer
  277. * 1. System Configuration Block
  278. * 2. System Control Block
  279. * 3. Action Command Block
  280. * 4. Interrupt Status Block
  281. *
  282. * 5. MAC TX FCB'S
  283. * 6. NON-MAC TX FCB'S
  284. * 7. MAC TX BDB'S
  285. * 8. NON-MAC TX BDB'S
  286. * 9. MAC RX FCB'S
  287. * 10. NON-MAC RX FCB'S
  288. * 11. MAC RX BDB'S
  289. * 12. NON-MAC RX BDB'S
  290. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  291. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  292. *
  293. * 15. NON-MAC TX Data Buffer
  294. * 16. NON-MAC RX Data Buffer
  295. */
  296. static int smctr_alloc_shared_memory(struct net_device *dev)
  297. {
  298. struct net_local *tp = netdev_priv(dev);
  299. if(smctr_debug > 10)
  300. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  301. /* Allocate initial System Control Block pointer.
  302. * This pointer is located in the last page, last offset - 4.
  303. */
  304. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  305. - (long)ISCP_BLOCK_SIZE);
  306. /* Allocate System Control Blocks. */
  307. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  308. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  309. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  310. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  311. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  312. sizeof(ACBlock)*tp->num_acbs);
  313. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  314. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  315. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  316. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  317. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  318. /* Allocate transmit FCBs. */
  319. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  320. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  321. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  322. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  323. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  324. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  325. /* Allocate transmit BDBs. */
  326. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  327. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  328. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  329. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  330. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  331. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  332. /* Allocate receive FCBs. */
  333. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  334. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  335. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  336. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  337. /* Allocate receive BDBs. */
  338. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  339. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  340. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  341. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  342. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  343. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  344. /* Allocate MAC transmit buffers.
  345. * MAC Tx Buffers doen't have to be on an ODD Boundry.
  346. */
  347. tp->tx_buff_head[MAC_QUEUE]
  348. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  349. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  350. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  351. /* Allocate BUG transmit buffers. */
  352. tp->tx_buff_head[BUG_QUEUE]
  353. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  354. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  355. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  356. /* Allocate MAC receive data buffers.
  357. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  358. */
  359. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  360. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  361. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  362. /* Allocate Non-MAC transmit buffers.
  363. * ?? For maximum Netware performance, put Tx Buffers on
  364. * ODD Boundry and then restore malloc to Even Boundrys.
  365. */
  366. smctr_malloc(dev, 1L);
  367. tp->tx_buff_head[NON_MAC_QUEUE]
  368. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  369. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  370. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  371. smctr_malloc(dev, 1L);
  372. /* Allocate Non-MAC receive data buffers.
  373. * To guarantee a minimum of 256 contigous memory to
  374. * UM_Receive_Packet's lookahead pointer, before a page
  375. * change or ring end is encountered, place each rx buffer on
  376. * a 256 byte boundary.
  377. */
  378. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  379. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  380. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  381. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  382. return (0);
  383. }
  384. /* Enter Bypass state. */
  385. static int smctr_bypass_state(struct net_device *dev)
  386. {
  387. int err;
  388. if(smctr_debug > 10)
  389. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  390. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  391. return (err);
  392. }
  393. static int smctr_checksum_firmware(struct net_device *dev)
  394. {
  395. struct net_local *tp = netdev_priv(dev);
  396. __u16 i, checksum = 0;
  397. if(smctr_debug > 10)
  398. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  399. smctr_enable_adapter_ctrl_store(dev);
  400. for(i = 0; i < CS_RAM_SIZE; i += 2)
  401. checksum += *((__u16 *)(tp->ram_access + i));
  402. tp->microcode_version = *(__u16 *)(tp->ram_access
  403. + CS_RAM_VERSION_OFFSET);
  404. tp->microcode_version >>= 8;
  405. smctr_disable_adapter_ctrl_store(dev);
  406. if(checksum)
  407. return (checksum);
  408. return (0);
  409. }
  410. static int __init smctr_chk_mca(struct net_device *dev)
  411. {
  412. #ifdef CONFIG_MCA_LEGACY
  413. struct net_local *tp = netdev_priv(dev);
  414. int current_slot;
  415. __u8 r1, r2, r3, r4, r5;
  416. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  417. if(current_slot == MCA_NOTFOUND)
  418. return (-ENODEV);
  419. mca_set_adapter_name(current_slot, smctr_name);
  420. mca_mark_as_used(current_slot);
  421. tp->slot_num = current_slot;
  422. r1 = mca_read_stored_pos(tp->slot_num, 2);
  423. r2 = mca_read_stored_pos(tp->slot_num, 3);
  424. if(tp->slot_num)
  425. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  426. else
  427. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  428. r1 = inb(CNFG_POS_REG1);
  429. r2 = inb(CNFG_POS_REG0);
  430. tp->bic_type = BIC_594_CHIP;
  431. /* IO */
  432. r2 = mca_read_stored_pos(tp->slot_num, 2);
  433. r2 &= 0xF0;
  434. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  435. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  436. /* IRQ */
  437. r5 = mca_read_stored_pos(tp->slot_num, 5);
  438. r5 &= 0xC;
  439. switch(r5)
  440. {
  441. case 0:
  442. dev->irq = 3;
  443. break;
  444. case 0x4:
  445. dev->irq = 4;
  446. break;
  447. case 0x8:
  448. dev->irq = 10;
  449. break;
  450. default:
  451. dev->irq = 15;
  452. break;
  453. }
  454. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev)) {
  455. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  456. return -ENODEV;
  457. }
  458. /* Get RAM base */
  459. r3 = mca_read_stored_pos(tp->slot_num, 3);
  460. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  461. if (r3 & 0x8)
  462. tp->ram_base += 0x010000;
  463. if (r3 & 0x80)
  464. tp->ram_base += 0xF00000;
  465. /* Get Ram Size */
  466. r3 &= 0x30;
  467. r3 >>= 4;
  468. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  469. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  470. tp->board_id |= TOKEN_MEDIA;
  471. r4 = mca_read_stored_pos(tp->slot_num, 4);
  472. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  473. if (r4 & 0x8)
  474. tp->rom_base += 0x010000;
  475. /* Get ROM size. */
  476. r4 >>= 4;
  477. switch (r4) {
  478. case 0:
  479. tp->rom_size = CNFG_SIZE_8KB;
  480. break;
  481. case 1:
  482. tp->rom_size = CNFG_SIZE_16KB;
  483. break;
  484. case 2:
  485. tp->rom_size = CNFG_SIZE_32KB;
  486. break;
  487. default:
  488. tp->rom_size = ROM_DISABLE;
  489. }
  490. /* Get Media Type. */
  491. r5 = mca_read_stored_pos(tp->slot_num, 5);
  492. r5 &= CNFG_MEDIA_TYPE_MASK;
  493. switch(r5)
  494. {
  495. case (0):
  496. tp->media_type = MEDIA_STP_4;
  497. break;
  498. case (1):
  499. tp->media_type = MEDIA_STP_16;
  500. break;
  501. case (3):
  502. tp->media_type = MEDIA_UTP_16;
  503. break;
  504. default:
  505. tp->media_type = MEDIA_UTP_4;
  506. break;
  507. }
  508. tp->media_menu = 14;
  509. r2 = mca_read_stored_pos(tp->slot_num, 2);
  510. if(!(r2 & 0x02))
  511. tp->mode_bits |= EARLY_TOKEN_REL;
  512. /* Disable slot */
  513. outb(CNFG_POS_CONTROL_REG, 0);
  514. tp->board_id = smctr_get_boardid(dev, 1);
  515. switch(tp->board_id & 0xffff)
  516. {
  517. case WD8115TA:
  518. smctr_model = "8115T/A";
  519. break;
  520. case WD8115T:
  521. if(tp->extra_info & CHIP_REV_MASK)
  522. smctr_model = "8115T rev XE";
  523. else
  524. smctr_model = "8115T rev XD";
  525. break;
  526. default:
  527. smctr_model = "Unknown";
  528. break;
  529. }
  530. return (0);
  531. #else
  532. return (-1);
  533. #endif /* CONFIG_MCA_LEGACY */
  534. }
  535. static int smctr_chg_rx_mask(struct net_device *dev)
  536. {
  537. struct net_local *tp = netdev_priv(dev);
  538. int err = 0;
  539. if(smctr_debug > 10)
  540. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  541. smctr_enable_16bit(dev);
  542. smctr_set_page(dev, (__u8 *)tp->ram_access);
  543. if(tp->mode_bits & LOOPING_MODE_MASK)
  544. tp->config_word0 |= RX_OWN_BIT;
  545. else
  546. tp->config_word0 &= ~RX_OWN_BIT;
  547. if(tp->receive_mask & PROMISCUOUS_MODE)
  548. tp->config_word0 |= PROMISCUOUS_BIT;
  549. else
  550. tp->config_word0 &= ~PROMISCUOUS_BIT;
  551. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  552. tp->config_word0 |= SAVBAD_BIT;
  553. else
  554. tp->config_word0 &= ~SAVBAD_BIT;
  555. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  556. tp->config_word0 |= RXATMAC;
  557. else
  558. tp->config_word0 &= ~RXATMAC;
  559. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  560. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  561. else
  562. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  563. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  564. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  565. else
  566. {
  567. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  568. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  569. else
  570. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  571. }
  572. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  573. &tp->config_word0)))
  574. {
  575. return (err);
  576. }
  577. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  578. &tp->config_word1)))
  579. {
  580. return (err);
  581. }
  582. smctr_disable_16bit(dev);
  583. return (0);
  584. }
  585. static int smctr_clear_int(struct net_device *dev)
  586. {
  587. struct net_local *tp = netdev_priv(dev);
  588. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  589. return (0);
  590. }
  591. static int smctr_clear_trc_reset(int ioaddr)
  592. {
  593. __u8 r;
  594. r = inb(ioaddr + MSR);
  595. outb(~MSR_RST & r, ioaddr + MSR);
  596. return (0);
  597. }
  598. /*
  599. * The inverse routine to smctr_open().
  600. */
  601. static int smctr_close(struct net_device *dev)
  602. {
  603. struct net_local *tp = netdev_priv(dev);
  604. struct sk_buff *skb;
  605. int err;
  606. netif_stop_queue(dev);
  607. tp->cleanup = 1;
  608. /* Check to see if adapter is already in a closed state. */
  609. if(tp->status != OPEN)
  610. return (0);
  611. smctr_enable_16bit(dev);
  612. smctr_set_page(dev, (__u8 *)tp->ram_access);
  613. if((err = smctr_issue_remove_cmd(dev)))
  614. {
  615. smctr_disable_16bit(dev);
  616. return (err);
  617. }
  618. for(;;)
  619. {
  620. skb = skb_dequeue(&tp->SendSkbQueue);
  621. if(skb == NULL)
  622. break;
  623. tp->QueueSkb++;
  624. dev_kfree_skb(skb);
  625. }
  626. return (0);
  627. }
  628. static int smctr_decode_firmware(struct net_device *dev)
  629. {
  630. struct net_local *tp = netdev_priv(dev);
  631. short bit = 0x80, shift = 12;
  632. DECODE_TREE_NODE *tree;
  633. short branch, tsize;
  634. __u16 buff = 0;
  635. long weight;
  636. __u8 *ucode;
  637. __u16 *mem;
  638. if(smctr_debug > 10)
  639. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  640. weight = *(long *)(tp->ptr_ucode + WEIGHT_OFFSET);
  641. tsize = *(__u8 *)(tp->ptr_ucode + TREE_SIZE_OFFSET);
  642. tree = (DECODE_TREE_NODE *)(tp->ptr_ucode + TREE_OFFSET);
  643. ucode = (__u8 *)(tp->ptr_ucode + TREE_OFFSET
  644. + (tsize * sizeof(DECODE_TREE_NODE)));
  645. mem = (__u16 *)(tp->ram_access);
  646. while(weight)
  647. {
  648. branch = ROOT;
  649. while((tree + branch)->tag != LEAF && weight)
  650. {
  651. branch = *ucode & bit ? (tree + branch)->llink
  652. : (tree + branch)->rlink;
  653. bit >>= 1;
  654. weight--;
  655. if(bit == 0)
  656. {
  657. bit = 0x80;
  658. ucode++;
  659. }
  660. }
  661. buff |= (tree + branch)->info << shift;
  662. shift -= 4;
  663. if(shift < 0)
  664. {
  665. *(mem++) = SWAP_BYTES(buff);
  666. buff = 0;
  667. shift = 12;
  668. }
  669. }
  670. /* The following assumes the Control Store Memory has
  671. * been initialized to zero. If the last partial word
  672. * is zero, it will not be written.
  673. */
  674. if(buff)
  675. *(mem++) = SWAP_BYTES(buff);
  676. return (0);
  677. }
  678. static int smctr_disable_16bit(struct net_device *dev)
  679. {
  680. return (0);
  681. }
  682. /*
  683. * On Exit, Adapter is:
  684. * 1. TRC is in a reset state and un-initialized.
  685. * 2. Adapter memory is enabled.
  686. * 3. Control Store memory is out of context (-WCSS is 1).
  687. */
  688. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  689. {
  690. struct net_local *tp = netdev_priv(dev);
  691. int ioaddr = dev->base_addr;
  692. if(smctr_debug > 10)
  693. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  694. tp->trc_mask |= CSR_WCSS;
  695. outb(tp->trc_mask, ioaddr + CSR);
  696. return (0);
  697. }
  698. static int smctr_disable_bic_int(struct net_device *dev)
  699. {
  700. struct net_local *tp = netdev_priv(dev);
  701. int ioaddr = dev->base_addr;
  702. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  703. | CSR_MSKTINT | CSR_WCSS;
  704. outb(tp->trc_mask, ioaddr + CSR);
  705. return (0);
  706. }
  707. static int smctr_enable_16bit(struct net_device *dev)
  708. {
  709. struct net_local *tp = netdev_priv(dev);
  710. __u8 r;
  711. if(tp->adapter_bus == BUS_ISA16_TYPE)
  712. {
  713. r = inb(dev->base_addr + LAAR);
  714. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  715. }
  716. return (0);
  717. }
  718. /*
  719. * To enable the adapter control store memory:
  720. * 1. Adapter must be in a RESET state.
  721. * 2. Adapter memory must be enabled.
  722. * 3. Control Store Memory is in context (-WCSS is 0).
  723. */
  724. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  725. {
  726. struct net_local *tp = netdev_priv(dev);
  727. int ioaddr = dev->base_addr;
  728. if(smctr_debug > 10)
  729. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  730. smctr_set_trc_reset(ioaddr);
  731. smctr_enable_adapter_ram(dev);
  732. tp->trc_mask &= ~CSR_WCSS;
  733. outb(tp->trc_mask, ioaddr + CSR);
  734. return (0);
  735. }
  736. static int smctr_enable_adapter_ram(struct net_device *dev)
  737. {
  738. int ioaddr = dev->base_addr;
  739. __u8 r;
  740. if(smctr_debug > 10)
  741. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  742. r = inb(ioaddr + MSR);
  743. outb(MSR_MEMB | r, ioaddr + MSR);
  744. return (0);
  745. }
  746. static int smctr_enable_bic_int(struct net_device *dev)
  747. {
  748. struct net_local *tp = netdev_priv(dev);
  749. int ioaddr = dev->base_addr;
  750. __u8 r;
  751. switch(tp->bic_type)
  752. {
  753. case (BIC_584_CHIP):
  754. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  755. outb(tp->trc_mask, ioaddr + CSR);
  756. r = inb(ioaddr + IRR);
  757. outb(r | IRR_IEN, ioaddr + IRR);
  758. break;
  759. case (BIC_594_CHIP):
  760. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  761. outb(tp->trc_mask, ioaddr + CSR);
  762. r = inb(ioaddr + IMCCR);
  763. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  764. break;
  765. }
  766. return (0);
  767. }
  768. static int __init smctr_chk_isa(struct net_device *dev)
  769. {
  770. struct net_local *tp = netdev_priv(dev);
  771. int ioaddr = dev->base_addr;
  772. __u8 r1, r2, b, chksum = 0;
  773. __u16 r;
  774. int i;
  775. int err = -ENODEV;
  776. if(smctr_debug > 10)
  777. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  778. if((ioaddr & 0x1F) != 0)
  779. goto out;
  780. /* Grab the region so that no one else tries to probe our ioports. */
  781. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  782. err = -EBUSY;
  783. goto out;
  784. }
  785. /* Checksum SMC node address */
  786. for(i = 0; i < 8; i++)
  787. {
  788. b = inb(ioaddr + LAR0 + i);
  789. chksum += b;
  790. }
  791. if (chksum != NODE_ADDR_CKSUM)
  792. goto out2;
  793. b = inb(ioaddr + BDID);
  794. if(b != BRD_ID_8115T)
  795. {
  796. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  797. goto out2;
  798. }
  799. /* Check for 8115T Board ID */
  800. r2 = 0;
  801. for(r = 0; r < 8; r++)
  802. {
  803. r1 = inb(ioaddr + 0x8 + r);
  804. r2 += r1;
  805. }
  806. /* value of RegF adds up the sum to 0xFF */
  807. if((r2 != 0xFF) && (r2 != 0xEE))
  808. goto out2;
  809. /* Get adapter ID */
  810. tp->board_id = smctr_get_boardid(dev, 0);
  811. switch(tp->board_id & 0xffff)
  812. {
  813. case WD8115TA:
  814. smctr_model = "8115T/A";
  815. break;
  816. case WD8115T:
  817. if(tp->extra_info & CHIP_REV_MASK)
  818. smctr_model = "8115T rev XE";
  819. else
  820. smctr_model = "8115T rev XD";
  821. break;
  822. default:
  823. smctr_model = "Unknown";
  824. break;
  825. }
  826. /* Store BIC type. */
  827. tp->bic_type = BIC_584_CHIP;
  828. tp->nic_type = NIC_825_CHIP;
  829. /* Copy Ram Size */
  830. tp->ram_usable = CNFG_SIZE_16KB;
  831. tp->ram_size = CNFG_SIZE_64KB;
  832. /* Get 58x Ram Base */
  833. r1 = inb(ioaddr);
  834. r1 &= 0x3F;
  835. r2 = inb(ioaddr + CNFG_LAAR_584);
  836. r2 &= CNFG_LAAR_MASK;
  837. r2 <<= 3;
  838. r2 |= ((r1 & 0x38) >> 3);
  839. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  840. /* Get 584 Irq */
  841. r1 = 0;
  842. r1 = inb(ioaddr + CNFG_ICR_583);
  843. r1 &= CNFG_ICR_IR2_584;
  844. r2 = inb(ioaddr + CNFG_IRR_583);
  845. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  846. r2 >>= 5;
  847. switch(r2)
  848. {
  849. case 0:
  850. if(r1 == 0)
  851. dev->irq = 2;
  852. else
  853. dev->irq = 10;
  854. break;
  855. case 1:
  856. if(r1 == 0)
  857. dev->irq = 3;
  858. else
  859. dev->irq = 11;
  860. break;
  861. case 2:
  862. if(r1 == 0)
  863. {
  864. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  865. dev->irq = 5;
  866. else
  867. dev->irq = 4;
  868. }
  869. else
  870. dev->irq = 15;
  871. break;
  872. case 3:
  873. if(r1 == 0)
  874. dev->irq = 7;
  875. else
  876. dev->irq = 4;
  877. break;
  878. default:
  879. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  880. goto out2;
  881. }
  882. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev))
  883. goto out2;
  884. /* Get 58x Rom Base */
  885. r1 = inb(ioaddr + CNFG_BIO_583);
  886. r1 &= 0x3E;
  887. r1 |= 0x40;
  888. tp->rom_base = (__u32)r1 << 13;
  889. /* Get 58x Rom Size */
  890. r1 = inb(ioaddr + CNFG_BIO_583);
  891. r1 &= 0xC0;
  892. if(r1 == 0)
  893. tp->rom_size = ROM_DISABLE;
  894. else
  895. {
  896. r1 >>= 6;
  897. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  898. }
  899. /* Get 58x Boot Status */
  900. r1 = inb(ioaddr + CNFG_GP2);
  901. tp->mode_bits &= (~BOOT_STATUS_MASK);
  902. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  903. tp->mode_bits |= BOOT_TYPE_1;
  904. /* Get 58x Zero Wait State */
  905. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  906. r1 = inb(ioaddr + CNFG_IRR_583);
  907. if(r1 & CNFG_IRR_ZWS)
  908. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  909. if(tp->board_id & BOARD_16BIT)
  910. {
  911. r1 = inb(ioaddr + CNFG_LAAR_584);
  912. if(r1 & CNFG_LAAR_ZWS)
  913. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  914. }
  915. /* Get 584 Media Menu */
  916. tp->media_menu = 14;
  917. r1 = inb(ioaddr + CNFG_IRR_583);
  918. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  919. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  920. {
  921. /* Get Advanced Features */
  922. if(((r1 & 0x6) >> 1) == 0x3)
  923. tp->media_type |= MEDIA_UTP_16;
  924. else
  925. {
  926. if(((r1 & 0x6) >> 1) == 0x2)
  927. tp->media_type |= MEDIA_STP_16;
  928. else
  929. {
  930. if(((r1 & 0x6) >> 1) == 0x1)
  931. tp->media_type |= MEDIA_UTP_4;
  932. else
  933. tp->media_type |= MEDIA_STP_4;
  934. }
  935. }
  936. r1 = inb(ioaddr + CNFG_GP2);
  937. if(!(r1 & 0x2) ) /* GP2_ETRD */
  938. tp->mode_bits |= EARLY_TOKEN_REL;
  939. /* see if the chip is corrupted
  940. if(smctr_read_584_chksum(ioaddr))
  941. {
  942. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  943. free_irq(dev->irq, dev);
  944. goto out2;
  945. }
  946. */
  947. }
  948. return (0);
  949. out2:
  950. release_region(ioaddr, SMCTR_IO_EXTENT);
  951. out:
  952. return err;
  953. }
  954. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  955. {
  956. struct net_local *tp = netdev_priv(dev);
  957. int ioaddr = dev->base_addr;
  958. __u8 r, r1, IdByte;
  959. __u16 BoardIdMask;
  960. tp->board_id = BoardIdMask = 0;
  961. if(mca)
  962. {
  963. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  964. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  965. }
  966. else
  967. {
  968. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  969. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  970. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  971. }
  972. if(!mca)
  973. {
  974. r = inb(ioaddr + BID_REG_1);
  975. r &= 0x0c;
  976. outb(r, ioaddr + BID_REG_1);
  977. r = inb(ioaddr + BID_REG_1);
  978. if(r & BID_SIXTEEN_BIT_BIT)
  979. {
  980. tp->extra_info |= SLOT_16BIT;
  981. tp->adapter_bus = BUS_ISA16_TYPE;
  982. }
  983. else
  984. tp->adapter_bus = BUS_ISA8_TYPE;
  985. }
  986. else
  987. tp->adapter_bus = BUS_MCA_TYPE;
  988. /* Get Board Id Byte */
  989. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  990. /* if Major version > 1.0 then
  991. * return;
  992. */
  993. if(IdByte & 0xF8)
  994. return (-1);
  995. r1 = inb(ioaddr + BID_REG_1);
  996. r1 &= BID_ICR_MASK;
  997. r1 |= BID_OTHER_BIT;
  998. outb(r1, ioaddr + BID_REG_1);
  999. r1 = inb(ioaddr + BID_REG_3);
  1000. r1 &= BID_EAR_MASK;
  1001. r1 |= BID_ENGR_PAGE;
  1002. outb(r1, ioaddr + BID_REG_3);
  1003. r1 = inb(ioaddr + BID_REG_1);
  1004. r1 &= BID_ICR_MASK;
  1005. r1 |= (BID_RLA | BID_OTHER_BIT);
  1006. outb(r1, ioaddr + BID_REG_1);
  1007. r1 = inb(ioaddr + BID_REG_1);
  1008. while(r1 & BID_RECALL_DONE_MASK)
  1009. r1 = inb(ioaddr + BID_REG_1);
  1010. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1011. /* clear chip rev bits */
  1012. tp->extra_info &= ~CHIP_REV_MASK;
  1013. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1014. r1 = inb(ioaddr + BID_REG_1);
  1015. r1 &= BID_ICR_MASK;
  1016. r1 |= BID_OTHER_BIT;
  1017. outb(r1, ioaddr + BID_REG_1);
  1018. r1 = inb(ioaddr + BID_REG_3);
  1019. r1 &= BID_EAR_MASK;
  1020. r1 |= BID_EA6;
  1021. outb(r1, ioaddr + BID_REG_3);
  1022. r1 = inb(ioaddr + BID_REG_1);
  1023. r1 &= BID_ICR_MASK;
  1024. r1 |= BID_RLA;
  1025. outb(r1, ioaddr + BID_REG_1);
  1026. r1 = inb(ioaddr + BID_REG_1);
  1027. while(r1 & BID_RECALL_DONE_MASK)
  1028. r1 = inb(ioaddr + BID_REG_1);
  1029. return (BoardIdMask);
  1030. }
  1031. static int smctr_get_group_address(struct net_device *dev)
  1032. {
  1033. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1034. return(smctr_wait_cmd(dev));
  1035. }
  1036. static int smctr_get_functional_address(struct net_device *dev)
  1037. {
  1038. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1039. return(smctr_wait_cmd(dev));
  1040. }
  1041. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1042. * This function must simulate allocateing shared memory exactly
  1043. * as the allocate_shared_memory function above.
  1044. */
  1045. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1046. {
  1047. struct net_local *tp = netdev_priv(dev);
  1048. unsigned int mem_used = 0;
  1049. /* Allocate System Control Blocks. */
  1050. mem_used += sizeof(SCGBlock);
  1051. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1052. mem_used += sizeof(SCLBlock);
  1053. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1054. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1055. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1056. mem_used += sizeof(ISBlock);
  1057. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1058. mem_used += MISC_DATA_SIZE;
  1059. /* Allocate transmit FCB's. */
  1060. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1061. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1062. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1064. /* Allocate transmit BDBs. */
  1065. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1066. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1068. /* Allocate receive FCBs. */
  1069. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1070. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1071. /* Allocate receive BDBs. */
  1072. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1073. /* Allocate MAC transmit buffers.
  1074. * MAC transmit buffers don't have to be on an ODD Boundry.
  1075. */
  1076. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1077. /* Allocate BUG transmit buffers. */
  1078. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1079. /* Allocate MAC receive data buffers.
  1080. * MAC receive buffers don't have to be on a 256 byte boundary.
  1081. */
  1082. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1083. /* Allocate Non-MAC transmit buffers.
  1084. * For maximum Netware performance, put Tx Buffers on
  1085. * ODD Boundry,and then restore malloc to Even Boundrys.
  1086. */
  1087. mem_used += 1L;
  1088. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1089. mem_used += 1L;
  1090. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1091. * AND NON-MAC RX DATA BUFFERS
  1092. *
  1093. * Make sure the mem_used offset at this point is the
  1094. * same as in allocate_shared memory or the following
  1095. * boundary adjustment will be incorrect (i.e. not allocating
  1096. * the non-mac receive buffers above cannot change the 256
  1097. * byte offset).
  1098. *
  1099. * Since this cannot be guaranteed, adding the full 256 bytes
  1100. * to the amount of shared memory used at this point will guaranteed
  1101. * that the rx data buffers do not overflow shared memory.
  1102. */
  1103. mem_used += 0x100;
  1104. return((0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock)));
  1105. }
  1106. static int smctr_get_physical_drop_number(struct net_device *dev)
  1107. {
  1108. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1109. return(smctr_wait_cmd(dev));
  1110. }
  1111. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1112. {
  1113. struct net_local *tp = netdev_priv(dev);
  1114. BDBlock *bdb;
  1115. bdb = (BDBlock *)((__u32)tp->ram_access
  1116. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1117. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1118. return ((__u8 *)bdb->data_block_ptr);
  1119. }
  1120. static int smctr_get_station_id(struct net_device *dev)
  1121. {
  1122. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1123. return(smctr_wait_cmd(dev));
  1124. }
  1125. /*
  1126. * Get the current statistics. This may be called with the card open
  1127. * or closed.
  1128. */
  1129. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1130. {
  1131. struct net_local *tp = netdev_priv(dev);
  1132. return ((struct net_device_stats *)&tp->MacStat);
  1133. }
  1134. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1135. __u16 bytes_count)
  1136. {
  1137. struct net_local *tp = netdev_priv(dev);
  1138. FCBlock *pFCB;
  1139. BDBlock *pbdb;
  1140. unsigned short alloc_size;
  1141. unsigned short *temp;
  1142. if(smctr_debug > 20)
  1143. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1144. /* check if there is enough FCB blocks */
  1145. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1146. return ((FCBlock *)(-1L));
  1147. /* round off the input pkt size to the nearest even number */
  1148. alloc_size = (bytes_count + 1) & 0xfffe;
  1149. /* check if enough mem */
  1150. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1151. return ((FCBlock *)(-1L));
  1152. /* check if past the end ;
  1153. * if exactly enough mem to end of ring, alloc from front.
  1154. * this avoids update of curr when curr = end
  1155. */
  1156. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1157. >= (unsigned long)(tp->tx_buff_end[queue]))
  1158. {
  1159. /* check if enough memory from ring head */
  1160. alloc_size = alloc_size +
  1161. (__u16)((__u32)tp->tx_buff_end[queue]
  1162. - (__u32)tp->tx_buff_curr[queue]);
  1163. if((tp->tx_buff_used[queue] + alloc_size)
  1164. > tp->tx_buff_size[queue])
  1165. {
  1166. return ((FCBlock *)(-1L));
  1167. }
  1168. /* ring wrap */
  1169. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1170. }
  1171. tp->tx_buff_used[queue] += alloc_size;
  1172. tp->num_tx_fcbs_used[queue]++;
  1173. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1174. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1175. temp = tp->tx_buff_curr[queue];
  1176. tp->tx_buff_curr[queue]
  1177. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1178. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1179. pbdb->buffer_length = bytes_count;
  1180. pbdb->data_block_ptr = temp;
  1181. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1182. pFCB = tp->tx_fcb_curr[queue];
  1183. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1184. return (pFCB);
  1185. }
  1186. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1187. {
  1188. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1189. return(smctr_wait_cmd(dev));
  1190. }
  1191. static int smctr_hardware_send_packet(struct net_device *dev,
  1192. struct net_local *tp)
  1193. {
  1194. struct tr_statistics *tstat = &tp->MacStat;
  1195. struct sk_buff *skb;
  1196. FCBlock *fcb;
  1197. if(smctr_debug > 10)
  1198. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1199. if(tp->status != OPEN)
  1200. return (-1);
  1201. if(tp->monitor_state_ready != 1)
  1202. return (-1);
  1203. for(;;)
  1204. {
  1205. /* Send first buffer from queue */
  1206. skb = skb_dequeue(&tp->SendSkbQueue);
  1207. if(skb == NULL)
  1208. return (-1);
  1209. tp->QueueSkb++;
  1210. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size) return (-1);
  1211. smctr_enable_16bit(dev);
  1212. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1213. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1214. == (FCBlock *)(-1L))
  1215. {
  1216. smctr_disable_16bit(dev);
  1217. return (-1);
  1218. }
  1219. smctr_tx_move_frame(dev, skb,
  1220. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1221. smctr_set_page(dev, (__u8 *)fcb);
  1222. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1223. dev_kfree_skb(skb);
  1224. tstat->tx_packets++;
  1225. smctr_disable_16bit(dev);
  1226. }
  1227. return (0);
  1228. }
  1229. static int smctr_init_acbs(struct net_device *dev)
  1230. {
  1231. struct net_local *tp = netdev_priv(dev);
  1232. unsigned int i;
  1233. ACBlock *acb;
  1234. if(smctr_debug > 10)
  1235. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1236. acb = tp->acb_head;
  1237. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1238. acb->cmd_info = ACB_CHAIN_END;
  1239. acb->cmd = 0;
  1240. acb->subcmd = 0;
  1241. acb->data_offset_lo = 0;
  1242. acb->data_offset_hi = 0;
  1243. acb->next_ptr
  1244. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1245. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1246. for(i = 1; i < tp->num_acbs; i++)
  1247. {
  1248. acb = acb->next_ptr;
  1249. acb->cmd_done_status
  1250. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1251. acb->cmd_info = ACB_CHAIN_END;
  1252. acb->cmd = 0;
  1253. acb->subcmd = 0;
  1254. acb->data_offset_lo = 0;
  1255. acb->data_offset_hi = 0;
  1256. acb->next_ptr
  1257. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1258. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1259. }
  1260. acb->next_ptr = tp->acb_head;
  1261. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1262. tp->acb_next = tp->acb_head->next_ptr;
  1263. tp->acb_curr = tp->acb_head->next_ptr;
  1264. tp->num_acbs_used = 0;
  1265. return (0);
  1266. }
  1267. static int smctr_init_adapter(struct net_device *dev)
  1268. {
  1269. struct net_local *tp = netdev_priv(dev);
  1270. int err;
  1271. if(smctr_debug > 10)
  1272. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1273. tp->status = CLOSED;
  1274. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1275. skb_queue_head_init(&tp->SendSkbQueue);
  1276. tp->QueueSkb = MAX_TX_QUEUE;
  1277. if(!(tp->group_address_0 & 0x0080))
  1278. tp->group_address_0 |= 0x00C0;
  1279. if(!(tp->functional_address_0 & 0x00C0))
  1280. tp->functional_address_0 |= 0x00C0;
  1281. tp->functional_address[0] &= 0xFF7F;
  1282. if(tp->authorized_function_classes == 0)
  1283. tp->authorized_function_classes = 0x7FFF;
  1284. if(tp->authorized_access_priority == 0)
  1285. tp->authorized_access_priority = 0x06;
  1286. smctr_disable_bic_int(dev);
  1287. smctr_set_trc_reset(dev->base_addr);
  1288. smctr_enable_16bit(dev);
  1289. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1290. if(smctr_checksum_firmware(dev))
  1291. {
  1292. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name); return (-ENOENT);
  1293. }
  1294. if((err = smctr_ram_memory_test(dev)))
  1295. {
  1296. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1297. return (-EIO);
  1298. }
  1299. smctr_set_rx_look_ahead(dev);
  1300. smctr_load_node_addr(dev);
  1301. /* Initialize adapter for Internal Self Test. */
  1302. smctr_reset_adapter(dev);
  1303. if((err = smctr_init_card_real(dev)))
  1304. {
  1305. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1306. dev->name, err);
  1307. return (-EINVAL);
  1308. }
  1309. /* This routine clobbers the TRC's internal registers. */
  1310. if((err = smctr_internal_self_test(dev)))
  1311. {
  1312. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1313. dev->name, err);
  1314. return (-EINVAL);
  1315. }
  1316. /* Re-Initialize adapter's internal registers */
  1317. smctr_reset_adapter(dev);
  1318. if((err = smctr_init_card_real(dev)))
  1319. {
  1320. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1321. dev->name, err);
  1322. return (-EINVAL);
  1323. }
  1324. smctr_enable_bic_int(dev);
  1325. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1326. return (err);
  1327. smctr_disable_16bit(dev);
  1328. return (0);
  1329. }
  1330. static int smctr_init_card_real(struct net_device *dev)
  1331. {
  1332. struct net_local *tp = netdev_priv(dev);
  1333. int err = 0;
  1334. if(smctr_debug > 10)
  1335. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1336. tp->sh_mem_used = 0;
  1337. tp->num_acbs = NUM_OF_ACBS;
  1338. /* Range Check Max Packet Size */
  1339. if(tp->max_packet_size < 256)
  1340. tp->max_packet_size = 256;
  1341. else
  1342. {
  1343. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1344. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1345. }
  1346. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1347. / tp->max_packet_size) - 1;
  1348. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1349. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1350. else
  1351. {
  1352. if(tp->num_of_tx_buffs == 0)
  1353. tp->num_of_tx_buffs = 1;
  1354. }
  1355. /* Tx queue constants */
  1356. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1357. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1358. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1359. tp->tx_buff_used [BUG_QUEUE] = 0;
  1360. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1361. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1362. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1363. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1364. tp->tx_buff_used [MAC_QUEUE] = 0;
  1365. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1366. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1367. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1368. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1369. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1370. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1371. /* Receive Queue Constants */
  1372. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1373. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1374. if(tp->extra_info & CHIP_REV_MASK)
  1375. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1376. else
  1377. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1378. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1379. smctr_alloc_shared_memory(dev);
  1380. smctr_init_shared_memory(dev);
  1381. if((err = smctr_issue_init_timers_cmd(dev)))
  1382. return (err);
  1383. if((err = smctr_issue_init_txrx_cmd(dev)))
  1384. {
  1385. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1386. return (err);
  1387. }
  1388. return (0);
  1389. }
  1390. static int smctr_init_rx_bdbs(struct net_device *dev)
  1391. {
  1392. struct net_local *tp = netdev_priv(dev);
  1393. unsigned int i, j;
  1394. BDBlock *bdb;
  1395. __u16 *buf;
  1396. if(smctr_debug > 10)
  1397. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1398. for(i = 0; i < NUM_RX_QS_USED; i++)
  1399. {
  1400. bdb = tp->rx_bdb_head[i];
  1401. buf = tp->rx_buff_head[i];
  1402. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1403. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1404. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1405. bdb->data_block_ptr = buf;
  1406. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1407. if(i == NON_MAC_QUEUE)
  1408. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1409. else
  1410. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1411. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1412. {
  1413. bdb->next_ptr->back_ptr = bdb;
  1414. bdb = bdb->next_ptr;
  1415. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1416. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1417. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1418. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1419. bdb->data_block_ptr = buf;
  1420. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1421. if(i == NON_MAC_QUEUE)
  1422. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1423. else
  1424. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1425. }
  1426. bdb->next_ptr = tp->rx_bdb_head[i];
  1427. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1428. tp->rx_bdb_head[i]->back_ptr = bdb;
  1429. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1430. }
  1431. return (0);
  1432. }
  1433. static int smctr_init_rx_fcbs(struct net_device *dev)
  1434. {
  1435. struct net_local *tp = netdev_priv(dev);
  1436. unsigned int i, j;
  1437. FCBlock *fcb;
  1438. for(i = 0; i < NUM_RX_QS_USED; i++)
  1439. {
  1440. fcb = tp->rx_fcb_head[i];
  1441. fcb->frame_status = 0;
  1442. fcb->frame_length = 0;
  1443. fcb->info = FCB_CHAIN_END;
  1444. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1445. if(i == NON_MAC_QUEUE)
  1446. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1447. else
  1448. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1449. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1450. {
  1451. fcb->next_ptr->back_ptr = fcb;
  1452. fcb = fcb->next_ptr;
  1453. fcb->frame_status = 0;
  1454. fcb->frame_length = 0;
  1455. fcb->info = FCB_WARNING;
  1456. fcb->next_ptr
  1457. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1458. if(i == NON_MAC_QUEUE)
  1459. fcb->trc_next_ptr
  1460. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1461. else
  1462. fcb->trc_next_ptr
  1463. = TRC_POINTER(fcb->next_ptr);
  1464. }
  1465. fcb->next_ptr = tp->rx_fcb_head[i];
  1466. if(i == NON_MAC_QUEUE)
  1467. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1468. else
  1469. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1470. tp->rx_fcb_head[i]->back_ptr = fcb;
  1471. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1472. }
  1473. return(0);
  1474. }
  1475. static int smctr_init_shared_memory(struct net_device *dev)
  1476. {
  1477. struct net_local *tp = netdev_priv(dev);
  1478. unsigned int i;
  1479. __u32 *iscpb;
  1480. if(smctr_debug > 10)
  1481. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1482. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1483. /* Initialize Initial System Configuration Point. (ISCP) */
  1484. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1485. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1486. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1487. /* Initialize System Configuration Pointers. (SCP) */
  1488. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1489. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1490. | SCGB_BURST_LENGTH);
  1491. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1492. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1493. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1494. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1495. /* Initialize System Control Block. (SCB) */
  1496. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1497. tp->sclb_ptr->iack_code = 0;
  1498. tp->sclb_ptr->resume_control = 0;
  1499. tp->sclb_ptr->int_mask_control = 0;
  1500. tp->sclb_ptr->int_mask_state = 0;
  1501. /* Initialize Interrupt Status Block. (ISB) */
  1502. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1503. {
  1504. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1505. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1506. }
  1507. tp->current_isb_index = 0;
  1508. /* Initialize Action Command Block. (ACB) */
  1509. smctr_init_acbs(dev);
  1510. /* Initialize transmit FCB's and BDB's. */
  1511. smctr_link_tx_fcbs_to_bdbs(dev);
  1512. smctr_init_tx_bdbs(dev);
  1513. smctr_init_tx_fcbs(dev);
  1514. /* Initialize receive FCB's and BDB's. */
  1515. smctr_init_rx_bdbs(dev);
  1516. smctr_init_rx_fcbs(dev);
  1517. return (0);
  1518. }
  1519. static int smctr_init_tx_bdbs(struct net_device *dev)
  1520. {
  1521. struct net_local *tp = netdev_priv(dev);
  1522. unsigned int i, j;
  1523. BDBlock *bdb;
  1524. for(i = 0; i < NUM_TX_QS_USED; i++)
  1525. {
  1526. bdb = tp->tx_bdb_head[i];
  1527. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1528. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1529. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1530. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1531. {
  1532. bdb->next_ptr->back_ptr = bdb;
  1533. bdb = bdb->next_ptr;
  1534. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1535. bdb->next_ptr
  1536. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1537. }
  1538. bdb->next_ptr = tp->tx_bdb_head[i];
  1539. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1540. tp->tx_bdb_head[i]->back_ptr = bdb;
  1541. }
  1542. return (0);
  1543. }
  1544. static int smctr_init_tx_fcbs(struct net_device *dev)
  1545. {
  1546. struct net_local *tp = netdev_priv(dev);
  1547. unsigned int i, j;
  1548. FCBlock *fcb;
  1549. for(i = 0; i < NUM_TX_QS_USED; i++)
  1550. {
  1551. fcb = tp->tx_fcb_head[i];
  1552. fcb->frame_status = 0;
  1553. fcb->frame_length = 0;
  1554. fcb->info = FCB_CHAIN_END;
  1555. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1556. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1557. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1558. {
  1559. fcb->next_ptr->back_ptr = fcb;
  1560. fcb = fcb->next_ptr;
  1561. fcb->frame_status = 0;
  1562. fcb->frame_length = 0;
  1563. fcb->info = FCB_CHAIN_END;
  1564. fcb->next_ptr
  1565. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1566. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1567. }
  1568. fcb->next_ptr = tp->tx_fcb_head[i];
  1569. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1570. tp->tx_fcb_head[i]->back_ptr = fcb;
  1571. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1572. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1573. tp->num_tx_fcbs_used[i] = 0;
  1574. }
  1575. return (0);
  1576. }
  1577. static int smctr_internal_self_test(struct net_device *dev)
  1578. {
  1579. struct net_local *tp = netdev_priv(dev);
  1580. int err;
  1581. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1582. return (err);
  1583. if((err = smctr_wait_cmd(dev)))
  1584. return (err);
  1585. if(tp->acb_head->cmd_done_status & 0xff)
  1586. return (-1);
  1587. if((err = smctr_issue_test_hic_cmd(dev)))
  1588. return (err);
  1589. if((err = smctr_wait_cmd(dev)))
  1590. return (err);
  1591. if(tp->acb_head->cmd_done_status & 0xff)
  1592. return (-1);
  1593. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1594. return (err);
  1595. if((err = smctr_wait_cmd(dev)))
  1596. return (err);
  1597. if(tp->acb_head->cmd_done_status & 0xff)
  1598. return (-1);
  1599. return (0);
  1600. }
  1601. /*
  1602. * The typical workload of the driver: Handle the network interface interrupts.
  1603. */
  1604. static irqreturn_t smctr_interrupt(int irq, void *dev_id)
  1605. {
  1606. struct net_device *dev = dev_id;
  1607. struct net_local *tp;
  1608. int ioaddr;
  1609. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1610. __u16 err1, err = NOT_MY_INTERRUPT;
  1611. __u8 isb_type, isb_subtype;
  1612. __u16 isb_index;
  1613. ioaddr = dev->base_addr;
  1614. tp = netdev_priv(dev);
  1615. if(tp->status == NOT_INITIALIZED)
  1616. return IRQ_NONE;
  1617. spin_lock(&tp->lock);
  1618. smctr_disable_bic_int(dev);
  1619. smctr_enable_16bit(dev);
  1620. smctr_clear_int(dev);
  1621. /* First read the LSB */
  1622. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1623. {
  1624. isb_index = tp->current_isb_index;
  1625. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1626. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1627. (tp->current_isb_index)++;
  1628. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1629. tp->current_isb_index = 0;
  1630. if(isb_type >= 0x10)
  1631. {
  1632. smctr_disable_16bit(dev);
  1633. spin_unlock(&tp->lock);
  1634. return IRQ_HANDLED;
  1635. }
  1636. err = HARDWARE_FAILED;
  1637. interrupt_ack_code = isb_index;
  1638. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1639. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1640. switch(isb_type)
  1641. {
  1642. case ISB_IMC_MAC_TYPE_3:
  1643. smctr_disable_16bit(dev);
  1644. switch(isb_subtype)
  1645. {
  1646. case 0:
  1647. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1648. break;
  1649. case 1:
  1650. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1651. break;
  1652. case 2:
  1653. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1654. break;
  1655. case 3:
  1656. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1657. case 4:
  1658. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1659. break;
  1660. case 5:
  1661. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1662. break;
  1663. case 6:
  1664. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1665. break;
  1666. case 7:
  1667. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1668. break;
  1669. case 8: /* diagnostic state */
  1670. break;
  1671. case 9:
  1672. tp->monitor_state = MS_BEACON_TEST_STATE;
  1673. if(smctr_lobe_media_test(dev))
  1674. {
  1675. tp->ring_status_flags = RING_STATUS_CHANGED;
  1676. tp->ring_status = AUTO_REMOVAL_ERROR;
  1677. smctr_ring_status_chg(dev);
  1678. smctr_bypass_state(dev);
  1679. }
  1680. else
  1681. smctr_issue_insert_cmd(dev);
  1682. break;
  1683. /* case 0x0a-0xff, illegal states */
  1684. default:
  1685. break;
  1686. }
  1687. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1688. err = smctr_ring_status_chg(dev);
  1689. smctr_enable_16bit(dev);
  1690. break;
  1691. /* Type 0x02 - MAC Error Counters Interrupt
  1692. * One or more MAC Error Counter is half full
  1693. * MAC Error Counters
  1694. * Lost_FR_Error_Counter
  1695. * RCV_Congestion_Counter
  1696. * FR_copied_Error_Counter
  1697. * FREQ_Error_Counter
  1698. * Token_Error_Counter
  1699. * Line_Error_Counter
  1700. * Internal_Error_Count
  1701. */
  1702. case ISB_IMC_MAC_ERROR_COUNTERS:
  1703. /* Read 802.5 Error Counters */
  1704. err = smctr_issue_read_ring_status_cmd(dev);
  1705. break;
  1706. /* Type 0x04 - MAC Type 2 Interrupt
  1707. * HOST needs to enqueue MAC Frame for transmission
  1708. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1709. * TRC_Status_Changed_Indicate
  1710. */
  1711. case ISB_IMC_MAC_TYPE_2:
  1712. err = smctr_issue_read_ring_status_cmd(dev);
  1713. break;
  1714. /* Type 0x05 - TX Frame Interrupt (FI). */
  1715. case ISB_IMC_TX_FRAME:
  1716. /* BUG QUEUE for TRC stuck receive BUG */
  1717. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1718. {
  1719. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1720. break;
  1721. }
  1722. /* NON-MAC frames only */
  1723. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1724. {
  1725. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1726. break;
  1727. }
  1728. /* MAC frames only */
  1729. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1730. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1731. /* Type 0x06 - TX END OF QUEUE (FE) */
  1732. case ISB_IMC_END_OF_TX_QUEUE:
  1733. /* BUG queue */
  1734. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1735. {
  1736. /* ok to clear Receive FIFO overrun
  1737. * imask send_BUG now completes.
  1738. */
  1739. interrupt_unmask_bits |= 0x800;
  1740. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1741. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1742. break;
  1743. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1744. break;
  1745. }
  1746. /* NON-MAC queue only */
  1747. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1748. {
  1749. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1750. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1751. break;
  1752. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1753. break;
  1754. }
  1755. /* MAC queue only */
  1756. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1757. {
  1758. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1759. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1760. break;
  1761. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1762. }
  1763. break;
  1764. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1765. * Subtype bit 12 - (BW) BDB warning
  1766. * Subtype bit 13 - (FW) FCB warning
  1767. * Subtype bit 14 - (BE) BDB End of chain
  1768. * Subtype bit 15 - (FE) FCB End of chain
  1769. */
  1770. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1771. tp->rx_fifo_overrun_count = 0;
  1772. tp->receive_queue_number = NON_MAC_QUEUE;
  1773. err1 = smctr_rx_frame(dev);
  1774. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1775. {
  1776. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1777. if(tp->ptr_rx_fcb_overruns)
  1778. (*tp->ptr_rx_fcb_overruns)++;
  1779. }
  1780. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1781. {
  1782. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1783. if(tp->ptr_rx_bdb_overruns)
  1784. (*tp->ptr_rx_bdb_overruns)++;
  1785. }
  1786. err = err1;
  1787. break;
  1788. /* Type 0x08 - MAC RX Resource Interrupt
  1789. * Subtype bit 12 - (BW) BDB warning
  1790. * Subtype bit 13 - (FW) FCB warning
  1791. * Subtype bit 14 - (BE) BDB End of chain
  1792. * Subtype bit 15 - (FE) FCB End of chain
  1793. */
  1794. case ISB_IMC_MAC_RX_RESOURCE:
  1795. tp->receive_queue_number = MAC_QUEUE;
  1796. err1 = smctr_rx_frame(dev);
  1797. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1798. {
  1799. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1800. break;
  1801. if(tp->ptr_rx_fcb_overruns)
  1802. (*tp->ptr_rx_fcb_overruns)++;
  1803. }
  1804. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1805. {
  1806. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1807. break;
  1808. if(tp->ptr_rx_bdb_overruns)
  1809. (*tp->ptr_rx_bdb_overruns)++;
  1810. }
  1811. err = err1;
  1812. break;
  1813. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1814. case ISB_IMC_NON_MAC_RX_FRAME:
  1815. tp->rx_fifo_overrun_count = 0;
  1816. tp->receive_queue_number = NON_MAC_QUEUE;
  1817. err = smctr_rx_frame(dev);
  1818. break;
  1819. /* Type 0x0A - MAC RX Frame Interrupt */
  1820. case ISB_IMC_MAC_RX_FRAME:
  1821. tp->receive_queue_number = MAC_QUEUE;
  1822. err = smctr_rx_frame(dev);
  1823. break;
  1824. /* Type 0x0B - TRC status
  1825. * TRC has encountered an error condition
  1826. * subtype bit 14 - transmit FIFO underrun
  1827. * subtype bit 15 - receive FIFO overrun
  1828. */
  1829. case ISB_IMC_TRC_FIFO_STATUS:
  1830. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1831. {
  1832. if(tp->ptr_tx_fifo_underruns)
  1833. (*tp->ptr_tx_fifo_underruns)++;
  1834. }
  1835. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1836. {
  1837. /* update overrun stuck receive counter
  1838. * if >= 3, has to clear it by sending
  1839. * back to back frames. We pick
  1840. * DAT(duplicate address MAC frame)
  1841. */
  1842. tp->rx_fifo_overrun_count++;
  1843. if(tp->rx_fifo_overrun_count >= 3)
  1844. {
  1845. tp->rx_fifo_overrun_count = 0;
  1846. /* delay clearing fifo overrun
  1847. * imask till send_BUG tx
  1848. * complete posted
  1849. */
  1850. interrupt_unmask_bits &= (~0x800);
  1851. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1852. }
  1853. if(tp->ptr_rx_fifo_overruns)
  1854. (*tp->ptr_rx_fifo_overruns)++;
  1855. }
  1856. err = SUCCESS;
  1857. break;
  1858. /* Type 0x0C - Action Command Status Interrupt
  1859. * Subtype bit 14 - CB end of command chain (CE)
  1860. * Subtype bit 15 - CB command interrupt (CI)
  1861. */
  1862. case ISB_IMC_COMMAND_STATUS:
  1863. err = SUCCESS;
  1864. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1865. {
  1866. printk(KERN_ERR "i1\n");
  1867. smctr_disable_16bit(dev);
  1868. /* XXXXXXXXXXXXXXXXX */
  1869. /* err = UM_Interrupt(dev); */
  1870. smctr_enable_16bit(dev);
  1871. }
  1872. else
  1873. {
  1874. if((tp->acb_head->cmd
  1875. == ACB_CMD_READ_TRC_STATUS)
  1876. && (tp->acb_head->subcmd
  1877. == RW_TRC_STATUS_BLOCK))
  1878. {
  1879. if(tp->ptr_bcn_type != 0)
  1880. {
  1881. *(tp->ptr_bcn_type)
  1882. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1883. }
  1884. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1885. {
  1886. smctr_update_err_stats(dev);
  1887. }
  1888. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1889. {
  1890. tp->ring_status
  1891. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1892. smctr_disable_16bit(dev);
  1893. err = smctr_ring_status_chg(dev);
  1894. smctr_enable_16bit(dev);
  1895. if((tp->ring_status & REMOVE_RECEIVED)
  1896. && (tp->config_word0 & NO_AUTOREMOVE))
  1897. {
  1898. smctr_issue_remove_cmd(dev);
  1899. }
  1900. if(err != SUCCESS)
  1901. {
  1902. tp->acb_pending = 0;
  1903. break;
  1904. }
  1905. }
  1906. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1907. {
  1908. if(tp->ptr_una)
  1909. {
  1910. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1911. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1912. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1913. }
  1914. }
  1915. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1916. err = smctr_send_rq_init(dev);
  1917. }
  1918. }
  1919. }
  1920. tp->acb_pending = 0;
  1921. break;
  1922. /* Type 0x0D - MAC Type 1 interrupt
  1923. * Subtype -- 00 FR_BCN received at S12
  1924. * 01 FR_BCN received at S21
  1925. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1926. * 03 TSM_EXP at S21
  1927. * 04 FR_REMOVE received at S42
  1928. * 05 TBR_EXP, BR_FLAG_SET at S42
  1929. * 06 TBT_EXP at S53
  1930. */
  1931. case ISB_IMC_MAC_TYPE_1:
  1932. if(isb_subtype > 8)
  1933. {
  1934. err = HARDWARE_FAILED;
  1935. break;
  1936. }
  1937. err = SUCCESS;
  1938. switch(isb_subtype)
  1939. {
  1940. case 0:
  1941. tp->join_state = JS_BYPASS_STATE;
  1942. if(tp->status != CLOSED)
  1943. {
  1944. tp->status = CLOSED;
  1945. err = smctr_status_chg(dev);
  1946. }
  1947. break;
  1948. case 1:
  1949. tp->join_state = JS_LOBE_TEST_STATE;
  1950. break;
  1951. case 2:
  1952. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1953. break;
  1954. case 3:
  1955. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1956. break;
  1957. case 4:
  1958. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1959. break;
  1960. case 5:
  1961. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1962. break;
  1963. case 6:
  1964. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1965. break;
  1966. case 7:
  1967. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1968. tp->status = OPEN;
  1969. err = smctr_status_chg(dev);
  1970. break;
  1971. case 8:
  1972. tp->join_state = JS_BYPASS_WAIT_STATE;
  1973. break;
  1974. }
  1975. break ;
  1976. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1977. * Subtype -- 00-FF Initializatin sequence complete
  1978. */
  1979. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1980. tp->status = INITIALIZED;
  1981. smctr_disable_16bit(dev);
  1982. err = smctr_status_chg(dev);
  1983. smctr_enable_16bit(dev);
  1984. break;
  1985. /* other interrupt types, illegal */
  1986. default:
  1987. break;
  1988. }
  1989. if(err != SUCCESS)
  1990. break;
  1991. }
  1992. /* Checking the ack code instead of the unmask bits here is because :
  1993. * while fixing the stuck receive, DAT frame are sent and mask off
  1994. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  1995. * but we still want to issue ack to ISB
  1996. */
  1997. if(!(interrupt_ack_code & 0xff00))
  1998. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  1999. smctr_disable_16bit(dev);
  2000. smctr_enable_bic_int(dev);
  2001. spin_unlock(&tp->lock);
  2002. return IRQ_HANDLED;
  2003. }
  2004. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2005. __u16 interrupt_enable_mask)
  2006. {
  2007. struct net_local *tp = netdev_priv(dev);
  2008. int err;
  2009. if((err = smctr_wait_while_cbusy(dev)))
  2010. return (err);
  2011. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2012. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2013. smctr_set_ctrl_attention(dev);
  2014. return (0);
  2015. }
  2016. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2017. {
  2018. struct net_local *tp = netdev_priv(dev);
  2019. if(smctr_wait_while_cbusy(dev))
  2020. return (-1);
  2021. tp->sclb_ptr->int_mask_control = ibits;
  2022. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2023. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2024. smctr_set_ctrl_attention(dev);
  2025. return (0);
  2026. }
  2027. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2028. {
  2029. struct net_local *tp = netdev_priv(dev);
  2030. unsigned int i;
  2031. int err;
  2032. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2033. if((err = smctr_wait_while_cbusy(dev)))
  2034. return (err);
  2035. if((err = smctr_wait_cmd(dev)))
  2036. return (err);
  2037. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2038. tp->config_word1 = 0;
  2039. if((tp->media_type == MEDIA_STP_16)
  2040. || (tp->media_type == MEDIA_UTP_16)
  2041. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2042. {
  2043. tp->config_word0 |= FREQ_16MB_BIT;
  2044. }
  2045. if(tp->mode_bits & EARLY_TOKEN_REL)
  2046. tp->config_word0 |= ETREN;
  2047. if(tp->mode_bits & LOOPING_MODE_MASK)
  2048. tp->config_word0 |= RX_OWN_BIT;
  2049. else
  2050. tp->config_word0 &= ~RX_OWN_BIT;
  2051. if(tp->receive_mask & PROMISCUOUS_MODE)
  2052. tp->config_word0 |= PROMISCUOUS_BIT;
  2053. else
  2054. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2055. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2056. tp->config_word0 |= SAVBAD_BIT;
  2057. else
  2058. tp->config_word0 &= ~SAVBAD_BIT;
  2059. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2060. tp->config_word0 |= RXATMAC;
  2061. else
  2062. tp->config_word0 &= ~RXATMAC;
  2063. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2064. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2065. else
  2066. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2067. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2068. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2069. else
  2070. {
  2071. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2072. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2073. else
  2074. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2075. }
  2076. if((tp->media_type == MEDIA_STP_16)
  2077. || (tp->media_type == MEDIA_UTP_16)
  2078. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2079. {
  2080. tp->config_word1 |= INTERFRAME_SPACING_16;
  2081. }
  2082. else
  2083. tp->config_word1 |= INTERFRAME_SPACING_4;
  2084. *pTimer_Struc++ = tp->config_word0;
  2085. *pTimer_Struc++ = tp->config_word1;
  2086. if((tp->media_type == MEDIA_STP_4)
  2087. || (tp->media_type == MEDIA_UTP_4)
  2088. || (tp->media_type == MEDIA_STP_4_UTP_4))
  2089. {
  2090. *pTimer_Struc++ = 0x00FA; /* prescale */
  2091. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2092. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2093. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2094. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2095. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2096. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2097. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2098. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2099. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2100. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2101. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2102. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2103. *pTimer_Struc++ = 0x0000; /* reserved */
  2104. }
  2105. else
  2106. {
  2107. *pTimer_Struc++ = 0x03E8; /* prescale */
  2108. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2109. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2110. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2111. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2112. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2113. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2114. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2115. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2116. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2117. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2118. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2119. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2120. *pTimer_Struc++ = 0x0000; /* reserved */
  2121. }
  2122. /* Set node address. */
  2123. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2124. | (dev->dev_addr[1] & 0xFF);
  2125. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2126. | (dev->dev_addr[3] & 0xFF);
  2127. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2128. | (dev->dev_addr[5] & 0xFF);
  2129. /* Set group address. */
  2130. *pTimer_Struc++ = tp->group_address_0 << 8
  2131. | tp->group_address_0 >> 8;
  2132. *pTimer_Struc++ = tp->group_address[0] << 8
  2133. | tp->group_address[0] >> 8;
  2134. *pTimer_Struc++ = tp->group_address[1] << 8
  2135. | tp->group_address[1] >> 8;
  2136. /* Set functional address. */
  2137. *pTimer_Struc++ = tp->functional_address_0 << 8
  2138. | tp->functional_address_0 >> 8;
  2139. *pTimer_Struc++ = tp->functional_address[0] << 8
  2140. | tp->functional_address[0] >> 8;
  2141. *pTimer_Struc++ = tp->functional_address[1] << 8
  2142. | tp->functional_address[1] >> 8;
  2143. /* Set Bit-Wise group address. */
  2144. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2145. | tp->bitwise_group_address[0] >> 8;
  2146. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2147. | tp->bitwise_group_address[1] >> 8;
  2148. /* Set ring number address. */
  2149. *pTimer_Struc++ = tp->source_ring_number;
  2150. *pTimer_Struc++ = tp->target_ring_number;
  2151. /* Physical drop number. */
  2152. *pTimer_Struc++ = (unsigned short)0;
  2153. *pTimer_Struc++ = (unsigned short)0;
  2154. /* Product instance ID. */
  2155. for(i = 0; i < 9; i++)
  2156. *pTimer_Struc++ = (unsigned short)0;
  2157. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2158. return (err);
  2159. }
  2160. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2161. {
  2162. struct net_local *tp = netdev_priv(dev);
  2163. unsigned int i;
  2164. int err;
  2165. void **txrx_ptrs = (void *)tp->misc_command_data;
  2166. if((err = smctr_wait_while_cbusy(dev)))
  2167. return (err);
  2168. if((err = smctr_wait_cmd(dev)))
  2169. {
  2170. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2171. return (err);
  2172. }
  2173. /* Initialize Transmit Queue Pointers that are used, to point to
  2174. * a single FCB.
  2175. */
  2176. for(i = 0; i < NUM_TX_QS_USED; i++)
  2177. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2178. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2179. for(; i < MAX_TX_QS; i++)
  2180. *txrx_ptrs++ = (void *)0;
  2181. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2182. * used, to point to a single FCB and a BDB chain of buffers.
  2183. */
  2184. for(i = 0; i < NUM_RX_QS_USED; i++)
  2185. {
  2186. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2187. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2188. }
  2189. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2190. for(; i < MAX_RX_QS; i++)
  2191. {
  2192. *txrx_ptrs++ = (void *)0;
  2193. *txrx_ptrs++ = (void *)0;
  2194. }
  2195. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2196. return (err);
  2197. }
  2198. static int smctr_issue_insert_cmd(struct net_device *dev)
  2199. {
  2200. int err;
  2201. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2202. return (err);
  2203. }
  2204. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2205. {
  2206. int err;
  2207. if((err = smctr_wait_while_cbusy(dev)))
  2208. return (err);
  2209. if((err = smctr_wait_cmd(dev)))
  2210. return (err);
  2211. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2212. RW_TRC_STATUS_BLOCK);
  2213. return (err);
  2214. }
  2215. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2216. {
  2217. int err;
  2218. if((err = smctr_wait_while_cbusy(dev)))
  2219. return (err);
  2220. if((err = smctr_wait_cmd(dev)))
  2221. return (err);
  2222. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2223. aword_cnt);
  2224. return (err);
  2225. }
  2226. static int smctr_issue_remove_cmd(struct net_device *dev)
  2227. {
  2228. struct net_local *tp = netdev_priv(dev);
  2229. int err;
  2230. if((err = smctr_wait_while_cbusy(dev)))
  2231. return (err);
  2232. tp->sclb_ptr->resume_control = 0;
  2233. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2234. smctr_set_ctrl_attention(dev);
  2235. return (0);
  2236. }
  2237. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2238. {
  2239. struct net_local *tp = netdev_priv(dev);
  2240. int err;
  2241. if((err = smctr_wait_while_cbusy(dev)))
  2242. return (err);
  2243. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2244. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2245. tp->acb_pending = 1;
  2246. smctr_set_ctrl_attention(dev);
  2247. return (0);
  2248. }
  2249. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2250. {
  2251. struct net_local *tp = netdev_priv(dev);
  2252. int err;
  2253. if((err = smctr_wait_while_cbusy(dev)))
  2254. return (err);
  2255. if(queue == MAC_QUEUE)
  2256. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2257. else
  2258. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2259. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2260. smctr_set_ctrl_attention(dev);
  2261. return (0);
  2262. }
  2263. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2264. {
  2265. struct net_local *tp = netdev_priv(dev);
  2266. if(smctr_debug > 10)
  2267. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2268. if(smctr_wait_while_cbusy(dev))
  2269. return (-1);
  2270. if(queue == MAC_QUEUE)
  2271. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2272. else
  2273. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2274. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2275. smctr_set_ctrl_attention(dev);
  2276. return (0);
  2277. }
  2278. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2279. {
  2280. struct net_local *tp = netdev_priv(dev);
  2281. if(smctr_debug > 10)
  2282. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2283. if(smctr_wait_while_cbusy(dev))
  2284. return (-1);
  2285. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2286. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2287. smctr_set_ctrl_attention(dev);
  2288. return (0);
  2289. }
  2290. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2291. {
  2292. int err;
  2293. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2294. TRC_INTERNAL_ROM_TEST);
  2295. return (err);
  2296. }
  2297. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2298. {
  2299. int err;
  2300. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2301. TRC_HOST_INTERFACE_REG_TEST);
  2302. return (err);
  2303. }
  2304. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2305. {
  2306. int err;
  2307. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2308. TRC_MAC_REGISTERS_TEST);
  2309. return (err);
  2310. }
  2311. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2312. {
  2313. int err;
  2314. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2315. TRC_INTERNAL_LOOPBACK);
  2316. return (err);
  2317. }
  2318. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2319. {
  2320. int err;
  2321. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2322. TRC_TRI_LOOPBACK);
  2323. return (err);
  2324. }
  2325. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2326. short aword_cnt, void *byte)
  2327. {
  2328. struct net_local *tp = netdev_priv(dev);
  2329. unsigned int iword, ibyte;
  2330. int err;
  2331. if((err = smctr_wait_while_cbusy(dev)))
  2332. return (err);
  2333. if((err = smctr_wait_cmd(dev)))
  2334. return (err);
  2335. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2336. iword++, ibyte += 2)
  2337. {
  2338. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2339. | (*((__u8 *)byte + ibyte + 1));
  2340. }
  2341. return (smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2342. aword_cnt));
  2343. }
  2344. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2345. short aword_cnt, void *word)
  2346. {
  2347. struct net_local *tp = netdev_priv(dev);
  2348. unsigned int i, err;
  2349. if((err = smctr_wait_while_cbusy(dev)))
  2350. return (err);
  2351. if((err = smctr_wait_cmd(dev)))
  2352. return (err);
  2353. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2354. tp->misc_command_data[i] = *((__u16 *)word + i);
  2355. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2356. aword_cnt);
  2357. return (err);
  2358. }
  2359. static int smctr_join_complete_state(struct net_device *dev)
  2360. {
  2361. int err;
  2362. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2363. JS_JOIN_COMPLETE_STATE);
  2364. return (err);
  2365. }
  2366. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2367. {
  2368. struct net_local *tp = netdev_priv(dev);
  2369. unsigned int i, j;
  2370. FCBlock *fcb;
  2371. BDBlock *bdb;
  2372. for(i = 0; i < NUM_TX_QS_USED; i++)
  2373. {
  2374. fcb = tp->tx_fcb_head[i];
  2375. bdb = tp->tx_bdb_head[i];
  2376. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2377. {
  2378. fcb->bdb_ptr = bdb;
  2379. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2380. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2381. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2382. }
  2383. }
  2384. return (0);
  2385. }
  2386. static int smctr_load_firmware(struct net_device *dev)
  2387. {
  2388. struct net_local *tp = netdev_priv(dev);
  2389. __u16 i, checksum = 0;
  2390. int err = 0;
  2391. if(smctr_debug > 10)
  2392. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2393. tp->ptr_ucode = smctr_code;
  2394. tp->num_of_tx_buffs = 4;
  2395. tp->mode_bits |= UMAC;
  2396. tp->receive_mask = 0;
  2397. tp->max_packet_size = 4177;
  2398. /* Can only upload the firmware once per adapter reset. */
  2399. if(tp->microcode_version != 0)
  2400. return (UCODE_PRESENT);
  2401. /* Verify the firmware exists and is there in the right amount. */
  2402. if((tp->ptr_ucode == 0L)
  2403. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2404. {
  2405. return (UCODE_NOT_PRESENT);
  2406. }
  2407. /* UCODE_SIZE is not included in Checksum. */
  2408. for(i = 0; i < *((__u16 *)(tp->ptr_ucode + UCODE_SIZE_OFFSET)); i += 2)
  2409. checksum += *((__u16 *)(tp->ptr_ucode + 2 + i));
  2410. if(checksum)
  2411. return (UCODE_NOT_PRESENT);
  2412. /* At this point we have a valid firmware image, lets kick it on up. */
  2413. smctr_enable_adapter_ram(dev);
  2414. smctr_enable_16bit(dev);
  2415. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2416. if((smctr_checksum_firmware(dev))
  2417. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET)
  2418. > tp->microcode_version))
  2419. {
  2420. smctr_enable_adapter_ctrl_store(dev);
  2421. /* Zero out ram space for firmware. */
  2422. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2423. *((__u16 *)(tp->ram_access + i)) = 0;
  2424. smctr_decode_firmware(dev);
  2425. tp->microcode_version = *(tp->ptr_ucode + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2426. = (tp->microcode_version << 8);
  2427. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2428. = ~(tp->microcode_version << 8) + 1;
  2429. smctr_disable_adapter_ctrl_store(dev);
  2430. if(smctr_checksum_firmware(dev))
  2431. err = HARDWARE_FAILED;
  2432. }
  2433. else
  2434. err = UCODE_PRESENT;
  2435. smctr_disable_16bit(dev);
  2436. return (err);
  2437. }
  2438. static int smctr_load_node_addr(struct net_device *dev)
  2439. {
  2440. int ioaddr = dev->base_addr;
  2441. unsigned int i;
  2442. __u8 r;
  2443. for(i = 0; i < 6; i++)
  2444. {
  2445. r = inb(ioaddr + LAR0 + i);
  2446. dev->dev_addr[i] = (char)r;
  2447. }
  2448. dev->addr_len = 6;
  2449. return (0);
  2450. }
  2451. /* Lobe Media Test.
  2452. * During the transmission of the initial 1500 lobe media MAC frames,
  2453. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2454. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2455. * microcode will not transmit any frames given to it by the host, and
  2456. * will consequently cause a timeout.
  2457. *
  2458. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2459. * queues other then the one used for the lobe_media_test should be
  2460. * disabled.!?
  2461. *
  2462. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2463. * has any multi-cast or promiscous bits set, the receive_mask needs to
  2464. * be changed to clear the multi-cast or promiscous mode bits, the lobe_test
  2465. * run, and then the receive mask set back to its original value if the test
  2466. * is successful.
  2467. */
  2468. static int smctr_lobe_media_test(struct net_device *dev)
  2469. {
  2470. struct net_local *tp = netdev_priv(dev);
  2471. unsigned int i, perror = 0;
  2472. unsigned short saved_rcv_mask;
  2473. if(smctr_debug > 10)
  2474. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2475. /* Clear receive mask for lobe test. */
  2476. saved_rcv_mask = tp->receive_mask;
  2477. tp->receive_mask = 0;
  2478. smctr_chg_rx_mask(dev);
  2479. /* Setup the lobe media test. */
  2480. smctr_lobe_media_test_cmd(dev);
  2481. if(smctr_wait_cmd(dev))
  2482. {
  2483. smctr_reset_adapter(dev);
  2484. tp->status = CLOSED;
  2485. return (LOBE_MEDIA_TEST_FAILED);
  2486. }
  2487. /* Tx lobe media test frames. */
  2488. for(i = 0; i < 1500; ++i)
  2489. {
  2490. if(smctr_send_lobe_media_test(dev))
  2491. {
  2492. if(perror)
  2493. {
  2494. smctr_reset_adapter(dev);
  2495. tp->state = CLOSED;
  2496. return (LOBE_MEDIA_TEST_FAILED);
  2497. }
  2498. else
  2499. {
  2500. perror = 1;
  2501. if(smctr_lobe_media_test_cmd(dev))
  2502. {
  2503. smctr_reset_adapter(dev);
  2504. tp->state = CLOSED;
  2505. return (LOBE_MEDIA_TEST_FAILED);
  2506. }
  2507. }
  2508. }
  2509. }
  2510. if(smctr_send_dat(dev))
  2511. {
  2512. if(smctr_send_dat(dev))
  2513. {
  2514. smctr_reset_adapter(dev);
  2515. tp->state = CLOSED;
  2516. return (LOBE_MEDIA_TEST_FAILED);
  2517. }
  2518. }
  2519. /* Check if any frames received during test. */
  2520. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status)
  2521. || (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2522. {
  2523. smctr_reset_adapter(dev);
  2524. tp->state = CLOSED;
  2525. return (LOBE_MEDIA_TEST_FAILED);
  2526. }
  2527. /* Set receive mask to "Promisc" mode. */
  2528. tp->receive_mask = saved_rcv_mask;
  2529. smctr_chg_rx_mask(dev);
  2530. return (0);
  2531. }
  2532. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2533. {
  2534. struct net_local *tp = netdev_priv(dev);
  2535. int err;
  2536. if(smctr_debug > 10)
  2537. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2538. /* Change to lobe media test state. */
  2539. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2540. {
  2541. smctr_lobe_media_test_state(dev);
  2542. if(smctr_wait_cmd(dev))
  2543. {
  2544. printk(KERN_ERR "Lobe Failed test state\n");
  2545. return (LOBE_MEDIA_TEST_FAILED);
  2546. }
  2547. }
  2548. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2549. TRC_LOBE_MEDIA_TEST);
  2550. return (err);
  2551. }
  2552. static int smctr_lobe_media_test_state(struct net_device *dev)
  2553. {
  2554. int err;
  2555. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2556. JS_LOBE_TEST_STATE);
  2557. return (err);
  2558. }
  2559. static int smctr_make_8025_hdr(struct net_device *dev,
  2560. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2561. {
  2562. tmf->ac = MSB(ac_fc); /* msb is access control */
  2563. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2564. tmf->sa[0] = dev->dev_addr[0];
  2565. tmf->sa[1] = dev->dev_addr[1];
  2566. tmf->sa[2] = dev->dev_addr[2];
  2567. tmf->sa[3] = dev->dev_addr[3];
  2568. tmf->sa[4] = dev->dev_addr[4];
  2569. tmf->sa[5] = dev->dev_addr[5];
  2570. switch(tmf->vc)
  2571. {
  2572. /* Send RQ_INIT to RPS */
  2573. case RQ_INIT:
  2574. tmf->da[0] = 0xc0;
  2575. tmf->da[1] = 0x00;
  2576. tmf->da[2] = 0x00;
  2577. tmf->da[3] = 0x00;
  2578. tmf->da[4] = 0x00;
  2579. tmf->da[5] = 0x02;
  2580. break;
  2581. /* Send RPT_TX_FORWARD to CRS */
  2582. case RPT_TX_FORWARD:
  2583. tmf->da[0] = 0xc0;
  2584. tmf->da[1] = 0x00;
  2585. tmf->da[2] = 0x00;
  2586. tmf->da[3] = 0x00;
  2587. tmf->da[4] = 0x00;
  2588. tmf->da[5] = 0x10;
  2589. break;
  2590. /* Everything else goes to sender */
  2591. default:
  2592. tmf->da[0] = rmf->sa[0];
  2593. tmf->da[1] = rmf->sa[1];
  2594. tmf->da[2] = rmf->sa[2];
  2595. tmf->da[3] = rmf->sa[3];
  2596. tmf->da[4] = rmf->sa[4];
  2597. tmf->da[5] = rmf->sa[5];
  2598. break;
  2599. }
  2600. return (0);
  2601. }
  2602. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2603. {
  2604. struct net_local *tp = netdev_priv(dev);
  2605. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2606. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2607. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2608. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2609. return (0);
  2610. }
  2611. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2612. {
  2613. tsv->svi = ADDRESS_MODIFER;
  2614. tsv->svl = S_ADDRESS_MODIFER;
  2615. tsv->svv[0] = 0;
  2616. tsv->svv[1] = 0;
  2617. return (0);
  2618. }
  2619. static int smctr_make_auth_funct_class(struct net_device *dev,
  2620. MAC_SUB_VECTOR *tsv)
  2621. {
  2622. struct net_local *tp = netdev_priv(dev);
  2623. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2624. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2625. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2626. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2627. return (0);
  2628. }
  2629. static int smctr_make_corr(struct net_device *dev,
  2630. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2631. {
  2632. tsv->svi = CORRELATOR;
  2633. tsv->svl = S_CORRELATOR;
  2634. tsv->svv[0] = MSB(correlator);
  2635. tsv->svv[1] = LSB(correlator);
  2636. return (0);
  2637. }
  2638. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2639. {
  2640. struct net_local *tp = netdev_priv(dev);
  2641. smctr_get_functional_address(dev);
  2642. tsv->svi = FUNCTIONAL_ADDRESS;
  2643. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2644. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2645. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2646. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2647. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2648. return (0);
  2649. }
  2650. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2651. {
  2652. struct net_local *tp = netdev_priv(dev);
  2653. smctr_get_group_address(dev);
  2654. tsv->svi = GROUP_ADDRESS;
  2655. tsv->svl = S_GROUP_ADDRESS;
  2656. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2657. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2658. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2659. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2660. /* Set Group Address Sub-vector to all zeros if only the
  2661. * Group Address/Functional Address Indicator is set.
  2662. */
  2663. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00
  2664. && tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2665. tsv->svv[0] = 0x00;
  2666. return (0);
  2667. }
  2668. static int smctr_make_phy_drop_num(struct net_device *dev,
  2669. MAC_SUB_VECTOR *tsv)
  2670. {
  2671. struct net_local *tp = netdev_priv(dev);
  2672. smctr_get_physical_drop_number(dev);
  2673. tsv->svi = PHYSICAL_DROP;
  2674. tsv->svl = S_PHYSICAL_DROP;
  2675. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2676. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2677. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2678. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2679. return (0);
  2680. }
  2681. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2682. {
  2683. int i;
  2684. tsv->svi = PRODUCT_INSTANCE_ID;
  2685. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2686. for(i = 0; i < 18; i++)
  2687. tsv->svv[i] = 0xF0;
  2688. return (0);
  2689. }
  2690. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2691. {
  2692. struct net_local *tp = netdev_priv(dev);
  2693. smctr_get_station_id(dev);
  2694. tsv->svi = STATION_IDENTIFER;
  2695. tsv->svl = S_STATION_IDENTIFER;
  2696. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2697. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2698. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2699. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2700. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2701. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2702. return (0);
  2703. }
  2704. static int smctr_make_ring_station_status(struct net_device *dev,
  2705. MAC_SUB_VECTOR * tsv)
  2706. {
  2707. tsv->svi = RING_STATION_STATUS;
  2708. tsv->svl = S_RING_STATION_STATUS;
  2709. tsv->svv[0] = 0;
  2710. tsv->svv[1] = 0;
  2711. tsv->svv[2] = 0;
  2712. tsv->svv[3] = 0;
  2713. tsv->svv[4] = 0;
  2714. tsv->svv[5] = 0;
  2715. return (0);
  2716. }
  2717. static int smctr_make_ring_station_version(struct net_device *dev,
  2718. MAC_SUB_VECTOR *tsv)
  2719. {
  2720. struct net_local *tp = netdev_priv(dev);
  2721. tsv->svi = RING_STATION_VERSION_NUMBER;
  2722. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2723. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2724. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2725. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2726. tsv->svv[3] = 0x40; /* EBCDIC - */
  2727. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2728. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2729. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2730. tsv->svv[7] = 0x40; /* EBCDIC - */
  2731. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2732. if(tp->extra_info & CHIP_REV_MASK)
  2733. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2734. else
  2735. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2736. return (0);
  2737. }
  2738. static int smctr_make_tx_status_code(struct net_device *dev,
  2739. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2740. {
  2741. tsv->svi = TRANSMIT_STATUS_CODE;
  2742. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2743. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) || IBM_PASS_SOURCE_ADDR);
  2744. /* Stripped frame status of Transmitted Frame */
  2745. tsv->svv[1] = tx_fstatus & 0xff;
  2746. return (0);
  2747. }
  2748. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2749. MAC_SUB_VECTOR *tsv)
  2750. {
  2751. struct net_local *tp = netdev_priv(dev);
  2752. smctr_get_upstream_neighbor_addr(dev);
  2753. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2754. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2755. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2756. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2757. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2758. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2759. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2760. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2761. return (0);
  2762. }
  2763. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2764. {
  2765. tsv->svi = WRAP_DATA;
  2766. tsv->svl = S_WRAP_DATA;
  2767. return (0);
  2768. }
  2769. /*
  2770. * Open/initialize the board. This is called sometime after
  2771. * booting when the 'ifconfig' program is run.
  2772. *
  2773. * This routine should set everything up anew at each open, even
  2774. * registers that "should" only need to be set once at boot, so that
  2775. * there is non-reboot way to recover if something goes wrong.
  2776. */
  2777. static int smctr_open(struct net_device *dev)
  2778. {
  2779. int err;
  2780. if(smctr_debug > 10)
  2781. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2782. err = smctr_init_adapter(dev);
  2783. if(err < 0)
  2784. return (err);
  2785. return (err);
  2786. }
  2787. /* Interrupt driven open of Token card. */
  2788. static int smctr_open_tr(struct net_device *dev)
  2789. {
  2790. struct net_local *tp = netdev_priv(dev);
  2791. unsigned long flags;
  2792. int err;
  2793. if(smctr_debug > 10)
  2794. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2795. /* Now we can actually open the adapter. */
  2796. if(tp->status == OPEN)
  2797. return (0);
  2798. if(tp->status != INITIALIZED)
  2799. return (-1);
  2800. /* FIXME: it would work a lot better if we masked the irq sources
  2801. on the card here, then we could skip the locking and poll nicely */
  2802. spin_lock_irqsave(&tp->lock, flags);
  2803. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2804. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2805. goto out;
  2806. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2807. goto out;
  2808. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2809. goto out;
  2810. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2811. goto out;
  2812. tp->status = CLOSED;
  2813. /* Insert into the Ring or Enter Loopback Mode. */
  2814. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2815. {
  2816. tp->status = CLOSED;
  2817. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2818. {
  2819. if(!(err = smctr_wait_cmd(dev)))
  2820. tp->status = OPEN;
  2821. }
  2822. smctr_status_chg(dev);
  2823. }
  2824. else
  2825. {
  2826. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2827. {
  2828. tp->status = CLOSED;
  2829. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2830. {
  2831. if(!(err = smctr_wait_cmd(dev)))
  2832. tp->status = OPEN;
  2833. }
  2834. smctr_status_chg(dev);
  2835. }
  2836. else
  2837. {
  2838. if((tp->mode_bits & LOOPING_MODE_MASK)
  2839. == LOOPBACK_MODE_3)
  2840. {
  2841. tp->status = CLOSED;
  2842. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2843. {
  2844. if(!(err = smctr_wait_cmd(dev)))
  2845. tp->status = OPEN;
  2846. }
  2847. smctr_status_chg(dev);
  2848. }
  2849. else
  2850. {
  2851. if(!(err = smctr_lobe_media_test(dev)))
  2852. err = smctr_issue_insert_cmd(dev);
  2853. else
  2854. {
  2855. if(err == LOBE_MEDIA_TEST_FAILED)
  2856. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2857. }
  2858. }
  2859. }
  2860. }
  2861. out:
  2862. spin_unlock_irqrestore(&tp->lock, flags);
  2863. return (err);
  2864. }
  2865. /* Check for a network adapter of this type,
  2866. * and return device structure if one exists.
  2867. */
  2868. struct net_device __init *smctr_probe(int unit)
  2869. {
  2870. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2871. static const unsigned ports[] = {
  2872. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2873. 0x320, 0x340, 0x360, 0x380, 0
  2874. };
  2875. const unsigned *port;
  2876. int err = 0;
  2877. if (!dev)
  2878. return ERR_PTR(-ENOMEM);
  2879. SET_MODULE_OWNER(dev);
  2880. if (unit >= 0) {
  2881. sprintf(dev->name, "tr%d", unit);
  2882. netdev_boot_setup_check(dev);
  2883. }
  2884. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2885. err = smctr_probe1(dev, dev->base_addr);
  2886. else if(dev->base_addr != 0) /* Don't probe at all. */
  2887. err =-ENXIO;
  2888. else {
  2889. for (port = ports; *port; port++) {
  2890. err = smctr_probe1(dev, *port);
  2891. if (!err)
  2892. break;
  2893. }
  2894. }
  2895. if (err)
  2896. goto out;
  2897. err = register_netdev(dev);
  2898. if (err)
  2899. goto out1;
  2900. return dev;
  2901. out1:
  2902. #ifdef CONFIG_MCA_LEGACY
  2903. { struct net_local *tp = netdev_priv(dev);
  2904. if (tp->slot_num)
  2905. mca_mark_as_unused(tp->slot_num);
  2906. }
  2907. #endif
  2908. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2909. free_irq(dev->irq, dev);
  2910. out:
  2911. free_netdev(dev);
  2912. return ERR_PTR(err);
  2913. }
  2914. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2915. {
  2916. static unsigned version_printed;
  2917. struct net_local *tp = netdev_priv(dev);
  2918. int err;
  2919. __u32 *ram;
  2920. if(smctr_debug && version_printed++ == 0)
  2921. printk(version);
  2922. spin_lock_init(&tp->lock);
  2923. dev->base_addr = ioaddr;
  2924. /* Actually detect an adapter now. */
  2925. err = smctr_chk_isa(dev);
  2926. if(err < 0)
  2927. {
  2928. if ((err = smctr_chk_mca(dev)) < 0) {
  2929. err = -ENODEV;
  2930. goto out;
  2931. }
  2932. }
  2933. tp = netdev_priv(dev);
  2934. dev->mem_start = tp->ram_base;
  2935. dev->mem_end = dev->mem_start + 0x10000;
  2936. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2937. tp->ram_access = *(__u32 *)&ram;
  2938. tp->status = NOT_INITIALIZED;
  2939. err = smctr_load_firmware(dev);
  2940. if(err != UCODE_PRESENT && err != SUCCESS)
  2941. {
  2942. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2943. err = -EIO;
  2944. goto out;
  2945. }
  2946. /* Allow user to specify ring speed on module insert. */
  2947. if(ringspeed == 4)
  2948. tp->media_type = MEDIA_UTP_4;
  2949. else
  2950. tp->media_type = MEDIA_UTP_16;
  2951. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2952. dev->name, smctr_name, smctr_model,
  2953. (unsigned int)dev->base_addr,
  2954. dev->irq, tp->rom_base, tp->ram_base);
  2955. dev->open = smctr_open;
  2956. dev->stop = smctr_close;
  2957. dev->hard_start_xmit = smctr_send_packet;
  2958. dev->tx_timeout = smctr_timeout;
  2959. dev->watchdog_timeo = HZ;
  2960. dev->get_stats = smctr_get_stats;
  2961. dev->set_multicast_list = &smctr_set_multicast_list;
  2962. return (0);
  2963. out:
  2964. return err;
  2965. }
  2966. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2967. struct net_device *dev, __u16 rx_status)
  2968. {
  2969. struct net_local *tp = netdev_priv(dev);
  2970. struct sk_buff *skb;
  2971. __u16 rcode, correlator;
  2972. int err = 0;
  2973. __u8 xframe = 1;
  2974. rmf->vl = SWAP_BYTES(rmf->vl);
  2975. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2976. {
  2977. switch(rmf->vc)
  2978. {
  2979. /* Received MAC Frames Processed by RS. */
  2980. case INIT:
  2981. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2982. {
  2983. return (rcode);
  2984. }
  2985. if((err = smctr_send_rsp(dev, rmf, rcode,
  2986. correlator)))
  2987. {
  2988. return (err);
  2989. }
  2990. break;
  2991. case CHG_PARM:
  2992. if((rcode = smctr_rcv_chg_param(dev, rmf,
  2993. &correlator)) ==HARDWARE_FAILED)
  2994. {
  2995. return (rcode);
  2996. }
  2997. if((err = smctr_send_rsp(dev, rmf, rcode,
  2998. correlator)))
  2999. {
  3000. return (err);
  3001. }
  3002. break;
  3003. case RQ_ADDR:
  3004. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3005. rmf, &correlator)) != POSITIVE_ACK)
  3006. {
  3007. if(rcode == HARDWARE_FAILED)
  3008. return (rcode);
  3009. else
  3010. return (smctr_send_rsp(dev, rmf,
  3011. rcode, correlator));
  3012. }
  3013. if((err = smctr_send_rpt_addr(dev, rmf,
  3014. correlator)))
  3015. {
  3016. return (err);
  3017. }
  3018. break;
  3019. case RQ_ATTCH:
  3020. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3021. rmf, &correlator)) != POSITIVE_ACK)
  3022. {
  3023. if(rcode == HARDWARE_FAILED)
  3024. return (rcode);
  3025. else
  3026. return (smctr_send_rsp(dev, rmf,
  3027. rcode,
  3028. correlator));
  3029. }
  3030. if((err = smctr_send_rpt_attch(dev, rmf,
  3031. correlator)))
  3032. {
  3033. return (err);
  3034. }
  3035. break;
  3036. case RQ_STATE:
  3037. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3038. rmf, &correlator)) != POSITIVE_ACK)
  3039. {
  3040. if(rcode == HARDWARE_FAILED)
  3041. return (rcode);
  3042. else
  3043. return (smctr_send_rsp(dev, rmf,
  3044. rcode,
  3045. correlator));
  3046. }
  3047. if((err = smctr_send_rpt_state(dev, rmf,
  3048. correlator)))
  3049. {
  3050. return (err);
  3051. }
  3052. break;
  3053. case TX_FORWARD: {
  3054. __u16 uninitialized_var(tx_fstatus);
  3055. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3056. != POSITIVE_ACK)
  3057. {
  3058. if(rcode == HARDWARE_FAILED)
  3059. return (rcode);
  3060. else
  3061. return (smctr_send_rsp(dev, rmf,
  3062. rcode,
  3063. correlator));
  3064. }
  3065. if((err = smctr_send_tx_forward(dev, rmf,
  3066. &tx_fstatus)) == HARDWARE_FAILED)
  3067. {
  3068. return (err);
  3069. }
  3070. if(err == A_FRAME_WAS_FORWARDED)
  3071. {
  3072. if((err = smctr_send_rpt_tx_forward(dev,
  3073. rmf, tx_fstatus))
  3074. == HARDWARE_FAILED)
  3075. {
  3076. return (err);
  3077. }
  3078. }
  3079. break;
  3080. }
  3081. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3082. case RSP:
  3083. case RQ_INIT:
  3084. case RPT_NEW_MON:
  3085. case RPT_SUA_CHG:
  3086. case RPT_ACTIVE_ERR:
  3087. case RPT_NN_INCMP:
  3088. case RPT_ERROR:
  3089. case RPT_ATTCH:
  3090. case RPT_STATE:
  3091. case RPT_ADDR:
  3092. break;
  3093. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3094. default:
  3095. xframe = 0;
  3096. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3097. {
  3098. rcode = smctr_rcv_unknown(dev, rmf,
  3099. &correlator);
  3100. if((err = smctr_send_rsp(dev, rmf,rcode,
  3101. correlator)))
  3102. {
  3103. return (err);
  3104. }
  3105. }
  3106. break;
  3107. }
  3108. }
  3109. else
  3110. {
  3111. /* 1. DA doesn't match (Promiscuous Mode).
  3112. * 2. Parse for Extended MAC Frame Type.
  3113. */
  3114. switch(rmf->vc)
  3115. {
  3116. case RSP:
  3117. case INIT:
  3118. case RQ_INIT:
  3119. case RQ_ADDR:
  3120. case RQ_ATTCH:
  3121. case RQ_STATE:
  3122. case CHG_PARM:
  3123. case RPT_ADDR:
  3124. case RPT_ERROR:
  3125. case RPT_ATTCH:
  3126. case RPT_STATE:
  3127. case RPT_NEW_MON:
  3128. case RPT_SUA_CHG:
  3129. case RPT_NN_INCMP:
  3130. case RPT_ACTIVE_ERR:
  3131. break;
  3132. default:
  3133. xframe = 0;
  3134. break;
  3135. }
  3136. }
  3137. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3138. * ACCEPT_ATT_MAC_FRAMES is set.
  3139. */
  3140. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  3141. && (xframe == (__u8)0))
  3142. || ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES)
  3143. && (xframe == (__u8)1)))
  3144. {
  3145. rmf->vl = SWAP_BYTES(rmf->vl);
  3146. if (!(skb = dev_alloc_skb(size)))
  3147. return -ENOMEM;
  3148. skb->len = size;
  3149. /* Slide data into a sleek skb. */
  3150. skb_put(skb, skb->len);
  3151. skb_copy_to_linear_data(skb, rmf, skb->len);
  3152. /* Update Counters */
  3153. tp->MacStat.rx_packets++;
  3154. tp->MacStat.rx_bytes += skb->len;
  3155. /* Kick the packet on up. */
  3156. skb->protocol = tr_type_trans(skb, dev);
  3157. netif_rx(skb);
  3158. dev->last_rx = jiffies;
  3159. err = 0;
  3160. }
  3161. return (err);
  3162. }
  3163. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3164. static int smctr_ram_memory_test(struct net_device *dev)
  3165. {
  3166. struct net_local *tp = netdev_priv(dev);
  3167. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3168. word_read = 0, err_word = 0, err_pattern = 0;
  3169. unsigned int err_offset;
  3170. __u32 j, pword;
  3171. __u8 err = 0;
  3172. if(smctr_debug > 10)
  3173. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3174. start_pattern = 0x0001;
  3175. pages_of_ram = tp->ram_size / tp->ram_usable;
  3176. pword = tp->ram_access;
  3177. /* Incremental word ODD boundary test. */
  3178. for(page = 0; (page < pages_of_ram) && (~err);
  3179. page++, start_pattern += 0x8000)
  3180. {
  3181. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3182. + (page * tp->ram_usable * 1024) + 1));
  3183. word_pattern = start_pattern;
  3184. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3185. *(__u16 *)(pword + j) = word_pattern++;
  3186. word_pattern = start_pattern;
  3187. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1
  3188. && (~err); j += 2, word_pattern++)
  3189. {
  3190. word_read = *(__u16 *)(pword + j);
  3191. if(word_read != word_pattern)
  3192. {
  3193. err = (__u8)1;
  3194. err_offset = j;
  3195. err_word = word_read;
  3196. err_pattern = word_pattern;
  3197. return (RAM_TEST_FAILED);
  3198. }
  3199. }
  3200. }
  3201. /* Zero out memory. */
  3202. for(page = 0; page < pages_of_ram && (~err); page++)
  3203. {
  3204. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3205. + (page * tp->ram_usable * 1024)));
  3206. word_pattern = 0;
  3207. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3208. *(__u16 *)(pword + j) = word_pattern;
  3209. for(j =0; j < (__u32)tp->ram_usable * 1024
  3210. && (~err); j += 2)
  3211. {
  3212. word_read = *(__u16 *)(pword + j);
  3213. if(word_read != word_pattern)
  3214. {
  3215. err = (__u8)1;
  3216. err_offset = j;
  3217. err_word = word_read;
  3218. err_pattern = word_pattern;
  3219. return (RAM_TEST_FAILED);
  3220. }
  3221. }
  3222. }
  3223. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3224. return (0);
  3225. }
  3226. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3227. __u16 *correlator)
  3228. {
  3229. MAC_SUB_VECTOR *rsv;
  3230. signed short vlen;
  3231. __u16 rcode = POSITIVE_ACK;
  3232. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3233. /* This Frame can only come from a CRS */
  3234. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3235. return(E_INAPPROPRIATE_SOURCE_CLASS);
  3236. /* Remove MVID Length from total length. */
  3237. vlen = (signed short)rmf->vl - 4;
  3238. /* Point to First SVID */
  3239. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3240. /* Search for Appropriate SVID's. */
  3241. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3242. {
  3243. switch(rsv->svi)
  3244. {
  3245. case CORRELATOR:
  3246. svectors |= F_CORRELATOR;
  3247. rcode = smctr_set_corr(dev, rsv, correlator);
  3248. break;
  3249. case LOCAL_RING_NUMBER:
  3250. svectors |= F_LOCAL_RING_NUMBER;
  3251. rcode = smctr_set_local_ring_num(dev, rsv);
  3252. break;
  3253. case ASSIGN_PHYSICAL_DROP:
  3254. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3255. rcode = smctr_set_phy_drop(dev, rsv);
  3256. break;
  3257. case ERROR_TIMER_VALUE:
  3258. svectors |= F_ERROR_TIMER_VALUE;
  3259. rcode = smctr_set_error_timer_value(dev, rsv);
  3260. break;
  3261. case AUTHORIZED_FUNCTION_CLASS:
  3262. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3263. rcode = smctr_set_auth_funct_class(dev, rsv);
  3264. break;
  3265. case AUTHORIZED_ACCESS_PRIORITY:
  3266. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3267. rcode = smctr_set_auth_access_pri(dev, rsv);
  3268. break;
  3269. default:
  3270. rcode = E_SUB_VECTOR_UNKNOWN;
  3271. break;
  3272. }
  3273. /* Let Sender Know if SUM of SV length's is
  3274. * larger then length in MVID length field
  3275. */
  3276. if((vlen -= rsv->svl) < 0)
  3277. rcode = E_VECTOR_LENGTH_ERROR;
  3278. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3279. }
  3280. if(rcode == POSITIVE_ACK)
  3281. {
  3282. /* Let Sender Know if MVID length field
  3283. * is larger then SUM of SV length's
  3284. */
  3285. if(vlen != 0)
  3286. rcode = E_VECTOR_LENGTH_ERROR;
  3287. else
  3288. {
  3289. /* Let Sender Know if Expected SVID Missing */
  3290. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3291. rcode = E_MISSING_SUB_VECTOR;
  3292. }
  3293. }
  3294. return (rcode);
  3295. }
  3296. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3297. __u16 *correlator)
  3298. {
  3299. MAC_SUB_VECTOR *rsv;
  3300. signed short vlen;
  3301. __u16 rcode = POSITIVE_ACK;
  3302. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3303. /* This Frame can only come from a RPS */
  3304. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3305. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3306. /* Remove MVID Length from total length. */
  3307. vlen = (signed short)rmf->vl - 4;
  3308. /* Point to First SVID */
  3309. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3310. /* Search for Appropriate SVID's */
  3311. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3312. {
  3313. switch(rsv->svi)
  3314. {
  3315. case CORRELATOR:
  3316. svectors |= F_CORRELATOR;
  3317. rcode = smctr_set_corr(dev, rsv, correlator);
  3318. break;
  3319. case LOCAL_RING_NUMBER:
  3320. svectors |= F_LOCAL_RING_NUMBER;
  3321. rcode = smctr_set_local_ring_num(dev, rsv);
  3322. break;
  3323. case ASSIGN_PHYSICAL_DROP:
  3324. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3325. rcode = smctr_set_phy_drop(dev, rsv);
  3326. break;
  3327. case ERROR_TIMER_VALUE:
  3328. svectors |= F_ERROR_TIMER_VALUE;
  3329. rcode = smctr_set_error_timer_value(dev, rsv);
  3330. break;
  3331. default:
  3332. rcode = E_SUB_VECTOR_UNKNOWN;
  3333. break;
  3334. }
  3335. /* Let Sender Know if SUM of SV length's is
  3336. * larger then length in MVID length field
  3337. */
  3338. if((vlen -= rsv->svl) < 0)
  3339. rcode = E_VECTOR_LENGTH_ERROR;
  3340. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3341. }
  3342. if(rcode == POSITIVE_ACK)
  3343. {
  3344. /* Let Sender Know if MVID length field
  3345. * is larger then SUM of SV length's
  3346. */
  3347. if(vlen != 0)
  3348. rcode = E_VECTOR_LENGTH_ERROR;
  3349. else
  3350. {
  3351. /* Let Sender Know if Expected SV Missing */
  3352. if((svectors & R_INIT) ^ R_INIT)
  3353. rcode = E_MISSING_SUB_VECTOR;
  3354. }
  3355. }
  3356. return (rcode);
  3357. }
  3358. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3359. {
  3360. MAC_SUB_VECTOR *rsv;
  3361. signed short vlen;
  3362. __u16 rcode = POSITIVE_ACK;
  3363. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3364. /* This Frame can only come from a CRS */
  3365. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3366. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3367. /* Remove MVID Length from total length */
  3368. vlen = (signed short)rmf->vl - 4;
  3369. /* Point to First SVID */
  3370. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3371. /* Search for Appropriate SVID's */
  3372. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3373. {
  3374. switch(rsv->svi)
  3375. {
  3376. case FRAME_FORWARD:
  3377. svectors |= F_FRAME_FORWARD;
  3378. rcode = smctr_set_frame_forward(dev, rsv,
  3379. rmf->dc_sc);
  3380. break;
  3381. default:
  3382. rcode = E_SUB_VECTOR_UNKNOWN;
  3383. break;
  3384. }
  3385. /* Let Sender Know if SUM of SV length's is
  3386. * larger then length in MVID length field
  3387. */
  3388. if((vlen -= rsv->svl) < 0)
  3389. rcode = E_VECTOR_LENGTH_ERROR;
  3390. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3391. }
  3392. if(rcode == POSITIVE_ACK)
  3393. {
  3394. /* Let Sender Know if MVID length field
  3395. * is larger then SUM of SV length's
  3396. */
  3397. if(vlen != 0)
  3398. rcode = E_VECTOR_LENGTH_ERROR;
  3399. else
  3400. {
  3401. /* Let Sender Know if Expected SV Missing */
  3402. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3403. rcode = E_MISSING_SUB_VECTOR;
  3404. }
  3405. }
  3406. return (rcode);
  3407. }
  3408. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3409. MAC_HEADER *rmf, __u16 *correlator)
  3410. {
  3411. MAC_SUB_VECTOR *rsv;
  3412. signed short vlen;
  3413. __u16 rcode = POSITIVE_ACK;
  3414. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3415. /* Remove MVID Length from total length */
  3416. vlen = (signed short)rmf->vl - 4;
  3417. /* Point to First SVID */
  3418. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3419. /* Search for Appropriate SVID's */
  3420. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3421. {
  3422. switch(rsv->svi)
  3423. {
  3424. case CORRELATOR:
  3425. svectors |= F_CORRELATOR;
  3426. rcode = smctr_set_corr(dev, rsv, correlator);
  3427. break;
  3428. default:
  3429. rcode = E_SUB_VECTOR_UNKNOWN;
  3430. break;
  3431. }
  3432. /* Let Sender Know if SUM of SV length's is
  3433. * larger then length in MVID length field
  3434. */
  3435. if((vlen -= rsv->svl) < 0)
  3436. rcode = E_VECTOR_LENGTH_ERROR;
  3437. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3438. }
  3439. if(rcode == POSITIVE_ACK)
  3440. {
  3441. /* Let Sender Know if MVID length field
  3442. * is larger then SUM of SV length's
  3443. */
  3444. if(vlen != 0)
  3445. rcode = E_VECTOR_LENGTH_ERROR;
  3446. else
  3447. {
  3448. /* Let Sender Know if Expected SVID Missing */
  3449. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3450. ^ R_RQ_ATTCH_STATE_ADDR)
  3451. rcode = E_MISSING_SUB_VECTOR;
  3452. }
  3453. }
  3454. return (rcode);
  3455. }
  3456. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3457. __u16 *correlator)
  3458. {
  3459. MAC_SUB_VECTOR *rsv;
  3460. signed short vlen;
  3461. *correlator = 0;
  3462. /* Remove MVID Length from total length */
  3463. vlen = (signed short)rmf->vl - 4;
  3464. /* Point to First SVID */
  3465. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3466. /* Search for CORRELATOR for RSP to UNKNOWN */
  3467. while((vlen > 0) && (*correlator == 0))
  3468. {
  3469. switch(rsv->svi)
  3470. {
  3471. case CORRELATOR:
  3472. smctr_set_corr(dev, rsv, correlator);
  3473. break;
  3474. default:
  3475. break;
  3476. }
  3477. vlen -= rsv->svl;
  3478. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3479. }
  3480. return (E_UNRECOGNIZED_VECTOR_ID);
  3481. }
  3482. /*
  3483. * Reset the 825 NIC and exit w:
  3484. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3485. * 2. TINT masked.
  3486. * 3. CBUSY masked.
  3487. * 4. TINT clear.
  3488. * 5. CBUSY clear.
  3489. */
  3490. static int smctr_reset_adapter(struct net_device *dev)
  3491. {
  3492. struct net_local *tp = netdev_priv(dev);
  3493. int ioaddr = dev->base_addr;
  3494. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3495. mdelay(200); /* ~2 ms */
  3496. smctr_clear_trc_reset(ioaddr);
  3497. mdelay(200); /* ~2 ms */
  3498. /* Remove any latched interrupts that occurred prior to reseting the
  3499. * adapter or possibily caused by line glitches due to the reset.
  3500. */
  3501. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3502. return (0);
  3503. }
  3504. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3505. {
  3506. struct net_local *tp = netdev_priv(dev);
  3507. int err = 0;
  3508. if(smctr_debug > 10)
  3509. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3510. if(tp->num_tx_fcbs_used[queue] != 0
  3511. && tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3512. {
  3513. tp->tx_queue_status[queue] = TRANSMITING;
  3514. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3515. }
  3516. return (err);
  3517. }
  3518. static int smctr_ring_status_chg(struct net_device *dev)
  3519. {
  3520. struct net_local *tp = netdev_priv(dev);
  3521. if(smctr_debug > 10)
  3522. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3523. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3524. * Bit is set, check value of monitor_state, only then we
  3525. * enable and start transmit/receive timeout (if and only
  3526. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3527. */
  3528. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3529. {
  3530. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE)
  3531. || (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3532. {
  3533. tp->monitor_state_ready = 1;
  3534. }
  3535. else
  3536. {
  3537. /* if adapter is NOT in either active monitor
  3538. * or standby monitor state => Disable
  3539. * transmit/receive timeout.
  3540. */
  3541. tp->monitor_state_ready = 0;
  3542. /* Ring speed problem, switching to auto mode. */
  3543. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE
  3544. && !tp->cleanup)
  3545. {
  3546. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3547. dev->name);
  3548. smctr_set_ring_speed(dev);
  3549. }
  3550. }
  3551. }
  3552. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3553. return (0);
  3554. switch(tp->ring_status)
  3555. {
  3556. case RING_RECOVERY:
  3557. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3558. tp->current_ring_status |= RING_RECOVERY;
  3559. break;
  3560. case SINGLE_STATION:
  3561. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3562. tp->current_ring_status |= SINGLE_STATION;
  3563. break;
  3564. case COUNTER_OVERFLOW:
  3565. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3566. tp->current_ring_status |= COUNTER_OVERFLOW;
  3567. break;
  3568. case REMOVE_RECEIVED:
  3569. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3570. tp->current_ring_status |= REMOVE_RECEIVED;
  3571. break;
  3572. case AUTO_REMOVAL_ERROR:
  3573. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3574. tp->current_ring_status |= AUTO_REMOVAL_ERROR;
  3575. break;
  3576. case LOBE_WIRE_FAULT:
  3577. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3578. tp->current_ring_status |= LOBE_WIRE_FAULT;
  3579. break;
  3580. case TRANSMIT_BEACON:
  3581. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3582. tp->current_ring_status |= TRANSMIT_BEACON;
  3583. break;
  3584. case SOFT_ERROR:
  3585. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3586. tp->current_ring_status |= SOFT_ERROR;
  3587. break;
  3588. case HARD_ERROR:
  3589. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3590. tp->current_ring_status |= HARD_ERROR;
  3591. break;
  3592. case SIGNAL_LOSS:
  3593. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3594. tp->current_ring_status |= SIGNAL_LOSS;
  3595. break;
  3596. default:
  3597. printk(KERN_INFO "%s: Unknown ring status change\n",
  3598. dev->name);
  3599. break;
  3600. }
  3601. return (0);
  3602. }
  3603. static int smctr_rx_frame(struct net_device *dev)
  3604. {
  3605. struct net_local *tp = netdev_priv(dev);
  3606. __u16 queue, status, rx_size, err = 0;
  3607. __u8 *pbuff;
  3608. if(smctr_debug > 10)
  3609. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3610. queue = tp->receive_queue_number;
  3611. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3612. {
  3613. err = HARDWARE_FAILED;
  3614. if(((status & 0x007f) == 0)
  3615. || ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3616. {
  3617. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3618. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3619. pbuff = smctr_get_rx_pointer(dev, queue);
  3620. smctr_set_page(dev, pbuff);
  3621. smctr_disable_16bit(dev);
  3622. /* pbuff points to addr within one page */
  3623. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3624. if(queue == NON_MAC_QUEUE)
  3625. {
  3626. struct sk_buff *skb;
  3627. skb = dev_alloc_skb(rx_size);
  3628. if (skb) {
  3629. skb_put(skb, rx_size);
  3630. skb_copy_to_linear_data(skb, pbuff, rx_size);
  3631. /* Update Counters */
  3632. tp->MacStat.rx_packets++;
  3633. tp->MacStat.rx_bytes += skb->len;
  3634. /* Kick the packet on up. */
  3635. skb->protocol = tr_type_trans(skb, dev);
  3636. netif_rx(skb);
  3637. dev->last_rx = jiffies;
  3638. } else {
  3639. }
  3640. }
  3641. else
  3642. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3643. rx_size, dev, status);
  3644. }
  3645. smctr_enable_16bit(dev);
  3646. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3647. smctr_update_rx_chain(dev, queue);
  3648. if(err != SUCCESS)
  3649. break;
  3650. }
  3651. return (err);
  3652. }
  3653. static int smctr_send_dat(struct net_device *dev)
  3654. {
  3655. struct net_local *tp = netdev_priv(dev);
  3656. unsigned int i, err;
  3657. MAC_HEADER *tmf;
  3658. FCBlock *fcb;
  3659. if(smctr_debug > 10)
  3660. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3661. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3662. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3663. {
  3664. return (OUT_OF_RESOURCES);
  3665. }
  3666. /* Initialize DAT Data Fields. */
  3667. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3668. tmf->ac = MSB(AC_FC_DAT);
  3669. tmf->fc = LSB(AC_FC_DAT);
  3670. for(i = 0; i < 6; i++)
  3671. {
  3672. tmf->sa[i] = dev->dev_addr[i];
  3673. tmf->da[i] = dev->dev_addr[i];
  3674. }
  3675. tmf->vc = DAT;
  3676. tmf->dc_sc = DC_RS | SC_RS;
  3677. tmf->vl = 4;
  3678. tmf->vl = SWAP_BYTES(tmf->vl);
  3679. /* Start Transmit. */
  3680. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3681. return (err);
  3682. /* Wait for Transmit to Complete */
  3683. for(i = 0; i < 10000; i++)
  3684. {
  3685. if(fcb->frame_status & FCB_COMMAND_DONE)
  3686. break;
  3687. mdelay(1);
  3688. }
  3689. /* Check if GOOD frame Tx'ed. */
  3690. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3691. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3692. {
  3693. return (INITIALIZE_FAILED);
  3694. }
  3695. /* De-allocated Tx FCB and Frame Buffer
  3696. * The FCB must be de-allocated manually if executing with
  3697. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3698. * will de-allocate it when the interrupt occurs.
  3699. */
  3700. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3701. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3702. return (0);
  3703. }
  3704. static void smctr_timeout(struct net_device *dev)
  3705. {
  3706. /*
  3707. * If we get here, some higher level has decided we are broken.
  3708. * There should really be a "kick me" function call instead.
  3709. *
  3710. * Resetting the token ring adapter takes a long time so just
  3711. * fake transmission time and go on trying. Our own timeout
  3712. * routine is in sktr_timer_chk()
  3713. */
  3714. dev->trans_start = jiffies;
  3715. netif_wake_queue(dev);
  3716. }
  3717. /*
  3718. * Gets skb from system, queues it and checks if it can be sent
  3719. */
  3720. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev)
  3721. {
  3722. struct net_local *tp = netdev_priv(dev);
  3723. if(smctr_debug > 10)
  3724. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3725. /*
  3726. * Block a transmit overlap
  3727. */
  3728. netif_stop_queue(dev);
  3729. if(tp->QueueSkb == 0)
  3730. return (1); /* Return with tbusy set: queue full */
  3731. tp->QueueSkb--;
  3732. skb_queue_tail(&tp->SendSkbQueue, skb);
  3733. smctr_hardware_send_packet(dev, tp);
  3734. if(tp->QueueSkb > 0)
  3735. netif_wake_queue(dev);
  3736. return (0);
  3737. }
  3738. static int smctr_send_lobe_media_test(struct net_device *dev)
  3739. {
  3740. struct net_local *tp = netdev_priv(dev);
  3741. MAC_SUB_VECTOR *tsv;
  3742. MAC_HEADER *tmf;
  3743. FCBlock *fcb;
  3744. __u32 i;
  3745. int err;
  3746. if(smctr_debug > 15)
  3747. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3748. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3749. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3750. {
  3751. return (OUT_OF_RESOURCES);
  3752. }
  3753. /* Initialize DAT Data Fields. */
  3754. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3755. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3756. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3757. for(i = 0; i < 6; i++)
  3758. {
  3759. tmf->da[i] = 0;
  3760. tmf->sa[i] = dev->dev_addr[i];
  3761. }
  3762. tmf->vc = LOBE_MEDIA_TEST;
  3763. tmf->dc_sc = DC_RS | SC_RS;
  3764. tmf->vl = 4;
  3765. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3766. smctr_make_wrap_data(dev, tsv);
  3767. tmf->vl += tsv->svl;
  3768. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3769. smctr_make_wrap_data(dev, tsv);
  3770. tmf->vl += tsv->svl;
  3771. /* Start Transmit. */
  3772. tmf->vl = SWAP_BYTES(tmf->vl);
  3773. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3774. return (err);
  3775. /* Wait for Transmit to Complete. (10 ms). */
  3776. for(i=0; i < 10000; i++)
  3777. {
  3778. if(fcb->frame_status & FCB_COMMAND_DONE)
  3779. break;
  3780. mdelay(1);
  3781. }
  3782. /* Check if GOOD frame Tx'ed */
  3783. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3784. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3785. {
  3786. return (LOBE_MEDIA_TEST_FAILED);
  3787. }
  3788. /* De-allocated Tx FCB and Frame Buffer
  3789. * The FCB must be de-allocated manually if executing with
  3790. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3791. * will de-allocate it when the interrupt occurs.
  3792. */
  3793. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3794. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3795. return (0);
  3796. }
  3797. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3798. __u16 correlator)
  3799. {
  3800. MAC_HEADER *tmf;
  3801. MAC_SUB_VECTOR *tsv;
  3802. FCBlock *fcb;
  3803. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3804. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3805. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3806. == (FCBlock *)(-1L))
  3807. {
  3808. return (0);
  3809. }
  3810. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3811. tmf->vc = RPT_ADDR;
  3812. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3813. tmf->vl = 4;
  3814. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3815. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3816. smctr_make_corr(dev, tsv, correlator);
  3817. tmf->vl += tsv->svl;
  3818. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3819. smctr_make_phy_drop_num(dev, tsv);
  3820. tmf->vl += tsv->svl;
  3821. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3822. smctr_make_upstream_neighbor_addr(dev, tsv);
  3823. tmf->vl += tsv->svl;
  3824. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3825. smctr_make_addr_mod(dev, tsv);
  3826. tmf->vl += tsv->svl;
  3827. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3828. smctr_make_group_addr(dev, tsv);
  3829. tmf->vl += tsv->svl;
  3830. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3831. smctr_make_funct_addr(dev, tsv);
  3832. tmf->vl += tsv->svl;
  3833. /* Subtract out MVID and MVL which is
  3834. * include in both vl and MAC_HEADER
  3835. */
  3836. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3837. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3838. */
  3839. tmf->vl = SWAP_BYTES(tmf->vl);
  3840. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3841. }
  3842. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3843. __u16 correlator)
  3844. {
  3845. MAC_HEADER *tmf;
  3846. MAC_SUB_VECTOR *tsv;
  3847. FCBlock *fcb;
  3848. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3849. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3850. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3851. == (FCBlock *)(-1L))
  3852. {
  3853. return (0);
  3854. }
  3855. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3856. tmf->vc = RPT_ATTCH;
  3857. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3858. tmf->vl = 4;
  3859. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3860. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3861. smctr_make_corr(dev, tsv, correlator);
  3862. tmf->vl += tsv->svl;
  3863. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3864. smctr_make_product_id(dev, tsv);
  3865. tmf->vl += tsv->svl;
  3866. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3867. smctr_make_funct_addr(dev, tsv);
  3868. tmf->vl += tsv->svl;
  3869. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3870. smctr_make_auth_funct_class(dev, tsv);
  3871. tmf->vl += tsv->svl;
  3872. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3873. smctr_make_access_pri(dev, tsv);
  3874. tmf->vl += tsv->svl;
  3875. /* Subtract out MVID and MVL which is
  3876. * include in both vl and MAC_HEADER
  3877. */
  3878. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3879. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3880. */
  3881. tmf->vl = SWAP_BYTES(tmf->vl);
  3882. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3883. }
  3884. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3885. __u16 correlator)
  3886. {
  3887. MAC_HEADER *tmf;
  3888. MAC_SUB_VECTOR *tsv;
  3889. FCBlock *fcb;
  3890. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3891. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3892. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3893. == (FCBlock *)(-1L))
  3894. {
  3895. return (0);
  3896. }
  3897. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3898. tmf->vc = RPT_STATE;
  3899. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3900. tmf->vl = 4;
  3901. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3902. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3903. smctr_make_corr(dev, tsv, correlator);
  3904. tmf->vl += tsv->svl;
  3905. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3906. smctr_make_ring_station_version(dev, tsv);
  3907. tmf->vl += tsv->svl;
  3908. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3909. smctr_make_ring_station_status(dev, tsv);
  3910. tmf->vl += tsv->svl;
  3911. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3912. smctr_make_station_id(dev, tsv);
  3913. tmf->vl += tsv->svl;
  3914. /* Subtract out MVID and MVL which is
  3915. * include in both vl and MAC_HEADER
  3916. */
  3917. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3918. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3919. */
  3920. tmf->vl = SWAP_BYTES(tmf->vl);
  3921. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3922. }
  3923. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3924. MAC_HEADER *rmf, __u16 tx_fstatus)
  3925. {
  3926. MAC_HEADER *tmf;
  3927. MAC_SUB_VECTOR *tsv;
  3928. FCBlock *fcb;
  3929. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3930. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3931. {
  3932. return (0);
  3933. }
  3934. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3935. tmf->vc = RPT_TX_FORWARD;
  3936. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3937. tmf->vl = 4;
  3938. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3939. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3940. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3941. tmf->vl += tsv->svl;
  3942. /* Subtract out MVID and MVL which is
  3943. * include in both vl and MAC_HEADER
  3944. */
  3945. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3946. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3947. */
  3948. tmf->vl = SWAP_BYTES(tmf->vl);
  3949. return(smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3950. }
  3951. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3952. __u16 rcode, __u16 correlator)
  3953. {
  3954. MAC_HEADER *tmf;
  3955. MAC_SUB_VECTOR *tsv;
  3956. FCBlock *fcb;
  3957. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3958. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3959. {
  3960. return (0);
  3961. }
  3962. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3963. tmf->vc = RSP;
  3964. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3965. tmf->vl = 4;
  3966. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3967. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3968. smctr_make_corr(dev, tsv, correlator);
  3969. return (0);
  3970. }
  3971. static int smctr_send_rq_init(struct net_device *dev)
  3972. {
  3973. struct net_local *tp = netdev_priv(dev);
  3974. MAC_HEADER *tmf;
  3975. MAC_SUB_VECTOR *tsv;
  3976. FCBlock *fcb;
  3977. unsigned int i, count = 0;
  3978. __u16 fstatus;
  3979. int err;
  3980. do {
  3981. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3982. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3983. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3984. == (FCBlock *)(-1L)))
  3985. {
  3986. return (0);
  3987. }
  3988. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3989. tmf->vc = RQ_INIT;
  3990. tmf->dc_sc = DC_RPS | SC_RS;
  3991. tmf->vl = 4;
  3992. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  3993. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3994. smctr_make_product_id(dev, tsv);
  3995. tmf->vl += tsv->svl;
  3996. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3997. smctr_make_upstream_neighbor_addr(dev, tsv);
  3998. tmf->vl += tsv->svl;
  3999. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4000. smctr_make_ring_station_version(dev, tsv);
  4001. tmf->vl += tsv->svl;
  4002. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4003. smctr_make_addr_mod(dev, tsv);
  4004. tmf->vl += tsv->svl;
  4005. /* Subtract out MVID and MVL which is
  4006. * include in both vl and MAC_HEADER
  4007. */
  4008. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4009. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4010. */
  4011. tmf->vl = SWAP_BYTES(tmf->vl);
  4012. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4013. return (err);
  4014. /* Wait for Transmit to Complete */
  4015. for(i = 0; i < 10000; i++)
  4016. {
  4017. if(fcb->frame_status & FCB_COMMAND_DONE)
  4018. break;
  4019. mdelay(1);
  4020. }
  4021. /* Check if GOOD frame Tx'ed */
  4022. fstatus = fcb->frame_status;
  4023. if(!(fstatus & FCB_COMMAND_DONE))
  4024. return (HARDWARE_FAILED);
  4025. if(!(fstatus & FCB_TX_STATUS_E))
  4026. count++;
  4027. /* De-allocated Tx FCB and Frame Buffer
  4028. * The FCB must be de-allocated manually if executing with
  4029. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4030. * will de-allocate it when the interrupt occurs.
  4031. */
  4032. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4033. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4034. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4035. return (smctr_join_complete_state(dev));
  4036. }
  4037. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4038. __u16 *tx_fstatus)
  4039. {
  4040. struct net_local *tp = netdev_priv(dev);
  4041. FCBlock *fcb;
  4042. unsigned int i;
  4043. int err;
  4044. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4045. if(rmf->vl <= 18)
  4046. return (0);
  4047. /* Allocate Transmit FCB only by requesting 0 bytes
  4048. * of data buffer.
  4049. */
  4050. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4051. return (0);
  4052. /* Set pointer to Transmit Frame Buffer to the data
  4053. * portion of the received TX Forward frame, making
  4054. * sure to skip over the Vector Code (vc) and Vector
  4055. * length (vl).
  4056. */
  4057. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4058. + sizeof(MAC_HEADER) + 2);
  4059. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4060. + sizeof(MAC_HEADER) + 2);
  4061. fcb->frame_length = rmf->vl - 4 - 2;
  4062. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4063. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4064. return (err);
  4065. /* Wait for Transmit to Complete */
  4066. for(i = 0; i < 10000; i++)
  4067. {
  4068. if(fcb->frame_status & FCB_COMMAND_DONE)
  4069. break;
  4070. mdelay(1);
  4071. }
  4072. /* Check if GOOD frame Tx'ed */
  4073. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4074. {
  4075. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4076. return (err);
  4077. for(i = 0; i < 10000; i++)
  4078. {
  4079. if(fcb->frame_status & FCB_COMMAND_DONE)
  4080. break;
  4081. mdelay(1);
  4082. }
  4083. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4084. return (HARDWARE_FAILED);
  4085. }
  4086. *tx_fstatus = fcb->frame_status;
  4087. return (A_FRAME_WAS_FORWARDED);
  4088. }
  4089. static int smctr_set_auth_access_pri(struct net_device *dev,
  4090. MAC_SUB_VECTOR *rsv)
  4091. {
  4092. struct net_local *tp = netdev_priv(dev);
  4093. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4094. return (E_SUB_VECTOR_LENGTH_ERROR);
  4095. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4096. return (POSITIVE_ACK);
  4097. }
  4098. static int smctr_set_auth_funct_class(struct net_device *dev,
  4099. MAC_SUB_VECTOR *rsv)
  4100. {
  4101. struct net_local *tp = netdev_priv(dev);
  4102. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4103. return (E_SUB_VECTOR_LENGTH_ERROR);
  4104. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4105. return (POSITIVE_ACK);
  4106. }
  4107. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4108. __u16 *correlator)
  4109. {
  4110. if(rsv->svl != S_CORRELATOR)
  4111. return (E_SUB_VECTOR_LENGTH_ERROR);
  4112. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4113. return (POSITIVE_ACK);
  4114. }
  4115. static int smctr_set_error_timer_value(struct net_device *dev,
  4116. MAC_SUB_VECTOR *rsv)
  4117. {
  4118. __u16 err_tval;
  4119. int err;
  4120. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4121. return (E_SUB_VECTOR_LENGTH_ERROR);
  4122. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4123. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4124. if((err = smctr_wait_cmd(dev)))
  4125. return (err);
  4126. return (POSITIVE_ACK);
  4127. }
  4128. static int smctr_set_frame_forward(struct net_device *dev,
  4129. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4130. {
  4131. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4132. return (E_SUB_VECTOR_LENGTH_ERROR);
  4133. if((dc_sc & DC_MASK) != DC_CRS)
  4134. {
  4135. if(rsv->svl >= 2 && rsv->svl < 20)
  4136. return (E_TRANSMIT_FORWARD_INVALID);
  4137. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4138. return (E_TRANSMIT_FORWARD_INVALID);
  4139. }
  4140. return (POSITIVE_ACK);
  4141. }
  4142. static int smctr_set_local_ring_num(struct net_device *dev,
  4143. MAC_SUB_VECTOR *rsv)
  4144. {
  4145. struct net_local *tp = netdev_priv(dev);
  4146. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4147. return (E_SUB_VECTOR_LENGTH_ERROR);
  4148. if(tp->ptr_local_ring_num)
  4149. *(__u16 *)(tp->ptr_local_ring_num)
  4150. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4151. return (POSITIVE_ACK);
  4152. }
  4153. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4154. {
  4155. struct net_local *tp = netdev_priv(dev);
  4156. int ioaddr = dev->base_addr;
  4157. if(tp->bic_type == BIC_585_CHIP)
  4158. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4159. else
  4160. {
  4161. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4162. outb(tp->trc_mask, ioaddr + CSR);
  4163. }
  4164. return (0);
  4165. }
  4166. static void smctr_set_multicast_list(struct net_device *dev)
  4167. {
  4168. if(smctr_debug > 10)
  4169. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4170. return;
  4171. }
  4172. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4173. {
  4174. struct net_local *tp = netdev_priv(dev);
  4175. __u8 amask;
  4176. __u32 tptr;
  4177. tptr = (__u32)buf - (__u32)tp->ram_access;
  4178. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4179. outb(amask, dev->base_addr + PR);
  4180. return (0);
  4181. }
  4182. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4183. {
  4184. int err;
  4185. if(rsv->svl != S_PHYSICAL_DROP)
  4186. return (E_SUB_VECTOR_LENGTH_ERROR);
  4187. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4188. if((err = smctr_wait_cmd(dev)))
  4189. return (err);
  4190. return (POSITIVE_ACK);
  4191. }
  4192. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4193. * mode requires a complete reset and re-init of the adapter.
  4194. */
  4195. static int smctr_set_ring_speed(struct net_device *dev)
  4196. {
  4197. struct net_local *tp = netdev_priv(dev);
  4198. int err;
  4199. if(tp->media_type == MEDIA_UTP_16)
  4200. tp->media_type = MEDIA_UTP_4;
  4201. else
  4202. tp->media_type = MEDIA_UTP_16;
  4203. smctr_enable_16bit(dev);
  4204. /* Re-Initialize adapter's internal registers */
  4205. smctr_reset_adapter(dev);
  4206. if((err = smctr_init_card_real(dev)))
  4207. return (err);
  4208. smctr_enable_bic_int(dev);
  4209. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4210. return (err);
  4211. smctr_disable_16bit(dev);
  4212. return (0);
  4213. }
  4214. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4215. {
  4216. struct net_local *tp = netdev_priv(dev);
  4217. __u16 sword, rword;
  4218. if(smctr_debug > 10)
  4219. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4220. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4221. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4222. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4223. {
  4224. sword = *((__u16 *)(tp->ram_access));
  4225. *((__u16 *)(tp->ram_access)) = 0x1234;
  4226. smctr_disable_16bit(dev);
  4227. rword = *((__u16 *)(tp->ram_access));
  4228. smctr_enable_16bit(dev);
  4229. if(rword != 0x1234)
  4230. tp->adapter_flags |= FORCED_16BIT_MODE;
  4231. *((__u16 *)(tp->ram_access)) = sword;
  4232. }
  4233. return (0);
  4234. }
  4235. static int smctr_set_trc_reset(int ioaddr)
  4236. {
  4237. __u8 r;
  4238. r = inb(ioaddr + MSR);
  4239. outb(MSR_RST | r, ioaddr + MSR);
  4240. return (0);
  4241. }
  4242. /*
  4243. * This function can be called if the adapter is busy or not.
  4244. */
  4245. static int smctr_setup_single_cmd(struct net_device *dev,
  4246. __u16 command, __u16 subcommand)
  4247. {
  4248. struct net_local *tp = netdev_priv(dev);
  4249. unsigned int err;
  4250. if(smctr_debug > 10)
  4251. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4252. if((err = smctr_wait_while_cbusy(dev)))
  4253. return (err);
  4254. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4255. return (err);
  4256. tp->acb_head->cmd_done_status = 0;
  4257. tp->acb_head->cmd = command;
  4258. tp->acb_head->subcmd = subcommand;
  4259. err = smctr_issue_resume_acb_cmd(dev);
  4260. return (err);
  4261. }
  4262. /*
  4263. * This function can not be called with the adapter busy.
  4264. */
  4265. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4266. __u16 command, __u16 subcommand)
  4267. {
  4268. struct net_local *tp = netdev_priv(dev);
  4269. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4270. tp->acb_head->cmd = command;
  4271. tp->acb_head->subcmd = subcommand;
  4272. tp->acb_head->data_offset_lo
  4273. = (__u16)TRC_POINTER(tp->misc_command_data);
  4274. return(smctr_issue_resume_acb_cmd(dev));
  4275. }
  4276. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4277. {
  4278. struct net_local *tp = netdev_priv(dev);
  4279. char *m;
  4280. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4281. tp->sh_mem_used += (__u32)size;
  4282. return (m);
  4283. }
  4284. static int smctr_status_chg(struct net_device *dev)
  4285. {
  4286. struct net_local *tp = netdev_priv(dev);
  4287. if(smctr_debug > 10)
  4288. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4289. switch(tp->status)
  4290. {
  4291. case OPEN:
  4292. break;
  4293. case CLOSED:
  4294. break;
  4295. /* Interrupt driven open() completion. XXX */
  4296. case INITIALIZED:
  4297. tp->group_address_0 = 0;
  4298. tp->group_address[0] = 0;
  4299. tp->group_address[1] = 0;
  4300. tp->functional_address_0 = 0;
  4301. tp->functional_address[0] = 0;
  4302. tp->functional_address[1] = 0;
  4303. smctr_open_tr(dev);
  4304. break;
  4305. default:
  4306. printk(KERN_INFO "%s: status change unknown %x\n",
  4307. dev->name, tp->status);
  4308. break;
  4309. }
  4310. return (0);
  4311. }
  4312. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4313. __u16 queue)
  4314. {
  4315. struct net_local *tp = netdev_priv(dev);
  4316. int err = 0;
  4317. if(smctr_debug > 10)
  4318. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4319. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4320. if(tp->num_tx_fcbs[queue] != 1)
  4321. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4322. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4323. {
  4324. tp->tx_queue_status[queue] = TRANSMITING;
  4325. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4326. }
  4327. return (err);
  4328. }
  4329. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4330. {
  4331. struct net_local *tp = netdev_priv(dev);
  4332. __u16 status, err = 0;
  4333. int cstatus;
  4334. if(smctr_debug > 10)
  4335. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4336. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4337. {
  4338. if(status & 0x7e00 )
  4339. {
  4340. err = HARDWARE_FAILED;
  4341. break;
  4342. }
  4343. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4344. queue)) != SUCCESS)
  4345. break;
  4346. smctr_disable_16bit(dev);
  4347. if(tp->mode_bits & UMAC)
  4348. {
  4349. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4350. cstatus = NO_SUCH_DESTINATION;
  4351. else
  4352. {
  4353. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4354. cstatus = DEST_OUT_OF_RESOURCES;
  4355. else
  4356. {
  4357. if(status & FCB_TX_STATUS_E)
  4358. cstatus = MAX_COLLISIONS;
  4359. else
  4360. cstatus = SUCCESS;
  4361. }
  4362. }
  4363. }
  4364. else
  4365. cstatus = SUCCESS;
  4366. if(queue == BUG_QUEUE)
  4367. err = SUCCESS;
  4368. smctr_enable_16bit(dev);
  4369. if(err != SUCCESS)
  4370. break;
  4371. }
  4372. return (err);
  4373. }
  4374. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4375. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4376. {
  4377. struct net_local *tp = netdev_priv(dev);
  4378. unsigned int ram_usable;
  4379. __u32 flen, len, offset = 0;
  4380. __u8 *frag, *page;
  4381. if(smctr_debug > 10)
  4382. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4383. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4384. frag = skb->data;
  4385. flen = skb->len;
  4386. while(flen > 0 && bytes > 0)
  4387. {
  4388. smctr_set_page(dev, pbuff);
  4389. offset = SMC_PAGE_OFFSET(pbuff);
  4390. if(offset + flen > ram_usable)
  4391. len = ram_usable - offset;
  4392. else
  4393. len = flen;
  4394. if(len > bytes)
  4395. len = bytes;
  4396. page = (char *) (offset + tp->ram_access);
  4397. memcpy(page, frag, len);
  4398. flen -=len;
  4399. bytes -= len;
  4400. frag += len;
  4401. pbuff += len;
  4402. }
  4403. return (0);
  4404. }
  4405. /* Update the error statistic counters for this adapter. */
  4406. static int smctr_update_err_stats(struct net_device *dev)
  4407. {
  4408. struct net_local *tp = netdev_priv(dev);
  4409. struct tr_statistics *tstat = &tp->MacStat;
  4410. if(tstat->internal_errors)
  4411. tstat->internal_errors
  4412. += *(tp->misc_command_data + 0) & 0x00ff;
  4413. if(tstat->line_errors)
  4414. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4415. if(tstat->A_C_errors)
  4416. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4417. if(tstat->burst_errors)
  4418. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4419. if(tstat->abort_delimiters)
  4420. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4421. if(tstat->recv_congest_count)
  4422. tstat->recv_congest_count
  4423. += *(tp->misc_command_data + 3) & 0x00ff;
  4424. if(tstat->lost_frames)
  4425. tstat->lost_frames
  4426. += *(tp->misc_command_data + 3) >> 8;
  4427. if(tstat->frequency_errors)
  4428. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4429. if(tstat->frame_copied_errors)
  4430. tstat->frame_copied_errors
  4431. += *(tp->misc_command_data + 4) >> 8;
  4432. if(tstat->token_errors)
  4433. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4434. return (0);
  4435. }
  4436. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4437. {
  4438. struct net_local *tp = netdev_priv(dev);
  4439. FCBlock *fcb;
  4440. BDBlock *bdb;
  4441. __u16 size, len;
  4442. fcb = tp->rx_fcb_curr[queue];
  4443. len = fcb->frame_length;
  4444. fcb->frame_status = 0;
  4445. fcb->info = FCB_CHAIN_END;
  4446. fcb->back_ptr->info = FCB_WARNING;
  4447. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4448. /* update RX BDBs */
  4449. size = (len >> RX_BDB_SIZE_SHIFT);
  4450. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4451. size += sizeof(BDBlock);
  4452. size &= (~RX_BDB_SIZE_MASK);
  4453. /* check if wrap around */
  4454. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4455. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4456. {
  4457. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4458. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4459. }
  4460. bdb->back_ptr->info = BDB_CHAIN_END;
  4461. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4462. tp->rx_bdb_curr[queue] = bdb;
  4463. return (0);
  4464. }
  4465. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4466. __u16 queue)
  4467. {
  4468. struct net_local *tp = netdev_priv(dev);
  4469. if(smctr_debug > 20)
  4470. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4471. if(tp->num_tx_fcbs_used[queue] <= 0)
  4472. return (HARDWARE_FAILED);
  4473. else
  4474. {
  4475. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4476. {
  4477. tp->tx_buff_used[queue] = 0;
  4478. return (HARDWARE_FAILED);
  4479. }
  4480. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4481. /* if all transmit buffer are cleared
  4482. * need to set the tx_buff_curr[] to tx_buff_head[]
  4483. * otherwise, tx buffer will be segregate and cannot
  4484. * accommodate and buffer greater than (curr - head) and
  4485. * (end - curr) since we do not allow wrap around allocation.
  4486. */
  4487. if(tp->tx_buff_used[queue] == 0)
  4488. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4489. tp->num_tx_fcbs_used[queue]--;
  4490. fcb->frame_status = 0;
  4491. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4492. netif_wake_queue(dev);
  4493. return (0);
  4494. }
  4495. }
  4496. static int smctr_wait_cmd(struct net_device *dev)
  4497. {
  4498. struct net_local *tp = netdev_priv(dev);
  4499. unsigned int loop_count = 0x20000;
  4500. if(smctr_debug > 10)
  4501. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4502. while(loop_count)
  4503. {
  4504. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4505. break;
  4506. udelay(1);
  4507. loop_count--;
  4508. }
  4509. if(loop_count == 0)
  4510. return(HARDWARE_FAILED);
  4511. if(tp->acb_head->cmd_done_status & 0xff)
  4512. return(HARDWARE_FAILED);
  4513. return (0);
  4514. }
  4515. static int smctr_wait_while_cbusy(struct net_device *dev)
  4516. {
  4517. struct net_local *tp = netdev_priv(dev);
  4518. unsigned int timeout = 0x20000;
  4519. int ioaddr = dev->base_addr;
  4520. __u8 r;
  4521. if(tp->bic_type == BIC_585_CHIP)
  4522. {
  4523. while(timeout)
  4524. {
  4525. r = inb(ioaddr + HWR);
  4526. if((r & HWR_CBUSY) == 0)
  4527. break;
  4528. timeout--;
  4529. }
  4530. }
  4531. else
  4532. {
  4533. while(timeout)
  4534. {
  4535. r = inb(ioaddr + CSR);
  4536. if((r & CSR_CBUSY) == 0)
  4537. break;
  4538. timeout--;
  4539. }
  4540. }
  4541. if(timeout)
  4542. return (0);
  4543. else
  4544. return (HARDWARE_FAILED);
  4545. }
  4546. #ifdef MODULE
  4547. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4548. static int io[SMCTR_MAX_ADAPTERS];
  4549. static int irq[SMCTR_MAX_ADAPTERS];
  4550. MODULE_LICENSE("GPL");
  4551. module_param_array(io, int, NULL, 0);
  4552. module_param_array(irq, int, NULL, 0);
  4553. module_param(ringspeed, int, 0);
  4554. static struct net_device * __init setup_card(int n)
  4555. {
  4556. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4557. int err;
  4558. if (!dev)
  4559. return ERR_PTR(-ENOMEM);
  4560. dev->irq = irq[n];
  4561. err = smctr_probe1(dev, io[n]);
  4562. if (err)
  4563. goto out;
  4564. err = register_netdev(dev);
  4565. if (err)
  4566. goto out1;
  4567. return dev;
  4568. out1:
  4569. #ifdef CONFIG_MCA_LEGACY
  4570. { struct net_local *tp = netdev_priv(dev);
  4571. if (tp->slot_num)
  4572. mca_mark_as_unused(tp->slot_num);
  4573. }
  4574. #endif
  4575. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4576. free_irq(dev->irq, dev);
  4577. out:
  4578. free_netdev(dev);
  4579. return ERR_PTR(err);
  4580. }
  4581. int __init init_module(void)
  4582. {
  4583. int i, found = 0;
  4584. struct net_device *dev;
  4585. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4586. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4587. if (!IS_ERR(dev)) {
  4588. ++found;
  4589. dev_smctr[i] = dev;
  4590. }
  4591. }
  4592. return found ? 0 : -ENODEV;
  4593. }
  4594. void __exit cleanup_module(void)
  4595. {
  4596. int i;
  4597. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4598. struct net_device *dev = dev_smctr[i];
  4599. if (dev) {
  4600. unregister_netdev(dev);
  4601. #ifdef CONFIG_MCA_LEGACY
  4602. { struct net_local *tp = netdev_priv(dev);
  4603. if (tp->slot_num)
  4604. mca_mark_as_unused(tp->slot_num);
  4605. }
  4606. #endif
  4607. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4608. if (dev->irq)
  4609. free_irq(dev->irq, dev);
  4610. free_netdev(dev);
  4611. }
  4612. }
  4613. }
  4614. #endif /* MODULE */