fsl_soc.c 25 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127
  1. /*
  2. * FSL SoC setup code
  3. *
  4. * Maintained by Kumar Gala (see MAINTAINERS for contact information)
  5. *
  6. * 2006 (c) MontaVista Software, Inc.
  7. * Vitaly Bordug <vbordug@ru.mvista.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. */
  14. #include <linux/stddef.h>
  15. #include <linux/kernel.h>
  16. #include <linux/init.h>
  17. #include <linux/errno.h>
  18. #include <linux/major.h>
  19. #include <linux/delay.h>
  20. #include <linux/irq.h>
  21. #include <linux/module.h>
  22. #include <linux/device.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/phy.h>
  25. #include <linux/fsl_devices.h>
  26. #include <linux/fs_enet_pd.h>
  27. #include <linux/fs_uart_pd.h>
  28. #include <asm/system.h>
  29. #include <asm/atomic.h>
  30. #include <asm/io.h>
  31. #include <asm/irq.h>
  32. #include <asm/time.h>
  33. #include <asm/prom.h>
  34. #include <sysdev/fsl_soc.h>
  35. #include <mm/mmu_decl.h>
  36. #include <asm/cpm2.h>
  37. extern void init_fcc_ioports(struct fs_platform_info*);
  38. extern void init_fec_ioports(struct fs_platform_info*);
  39. extern void init_smc_ioports(struct fs_uart_platform_info*);
  40. static phys_addr_t immrbase = -1;
  41. phys_addr_t get_immrbase(void)
  42. {
  43. struct device_node *soc;
  44. if (immrbase != -1)
  45. return immrbase;
  46. soc = of_find_node_by_type(NULL, "soc");
  47. if (soc) {
  48. unsigned int size;
  49. const void *prop = of_get_property(soc, "reg", &size);
  50. if (prop)
  51. immrbase = of_translate_address(soc, prop);
  52. of_node_put(soc);
  53. };
  54. return immrbase;
  55. }
  56. EXPORT_SYMBOL(get_immrbase);
  57. #if defined(CONFIG_CPM2) || defined(CONFIG_8xx)
  58. static u32 brgfreq = -1;
  59. u32 get_brgfreq(void)
  60. {
  61. struct device_node *node;
  62. if (brgfreq != -1)
  63. return brgfreq;
  64. node = of_find_node_by_type(NULL, "cpm");
  65. if (node) {
  66. unsigned int size;
  67. const unsigned int *prop = of_get_property(node,
  68. "brg-frequency", &size);
  69. if (prop)
  70. brgfreq = *prop;
  71. of_node_put(node);
  72. };
  73. return brgfreq;
  74. }
  75. EXPORT_SYMBOL(get_brgfreq);
  76. static u32 fs_baudrate = -1;
  77. u32 get_baudrate(void)
  78. {
  79. struct device_node *node;
  80. if (fs_baudrate != -1)
  81. return fs_baudrate;
  82. node = of_find_node_by_type(NULL, "serial");
  83. if (node) {
  84. unsigned int size;
  85. const unsigned int *prop = of_get_property(node,
  86. "current-speed", &size);
  87. if (prop)
  88. fs_baudrate = *prop;
  89. of_node_put(node);
  90. };
  91. return fs_baudrate;
  92. }
  93. EXPORT_SYMBOL(get_baudrate);
  94. #endif /* CONFIG_CPM2 */
  95. static int __init gfar_mdio_of_init(void)
  96. {
  97. struct device_node *np;
  98. unsigned int i;
  99. struct platform_device *mdio_dev;
  100. struct resource res;
  101. int ret;
  102. for (np = NULL, i = 0;
  103. (np = of_find_compatible_node(np, "mdio", "gianfar")) != NULL;
  104. i++) {
  105. int k;
  106. struct device_node *child = NULL;
  107. struct gianfar_mdio_data mdio_data;
  108. memset(&res, 0, sizeof(res));
  109. memset(&mdio_data, 0, sizeof(mdio_data));
  110. ret = of_address_to_resource(np, 0, &res);
  111. if (ret)
  112. goto err;
  113. mdio_dev =
  114. platform_device_register_simple("fsl-gianfar_mdio",
  115. res.start, &res, 1);
  116. if (IS_ERR(mdio_dev)) {
  117. ret = PTR_ERR(mdio_dev);
  118. goto err;
  119. }
  120. for (k = 0; k < 32; k++)
  121. mdio_data.irq[k] = PHY_POLL;
  122. while ((child = of_get_next_child(np, child)) != NULL) {
  123. int irq = irq_of_parse_and_map(child, 0);
  124. if (irq != NO_IRQ) {
  125. const u32 *id = of_get_property(child,
  126. "reg", NULL);
  127. mdio_data.irq[*id] = irq;
  128. }
  129. }
  130. ret =
  131. platform_device_add_data(mdio_dev, &mdio_data,
  132. sizeof(struct gianfar_mdio_data));
  133. if (ret)
  134. goto unreg;
  135. }
  136. return 0;
  137. unreg:
  138. platform_device_unregister(mdio_dev);
  139. err:
  140. return ret;
  141. }
  142. arch_initcall(gfar_mdio_of_init);
  143. static const char *gfar_tx_intr = "tx";
  144. static const char *gfar_rx_intr = "rx";
  145. static const char *gfar_err_intr = "error";
  146. static int __init gfar_of_init(void)
  147. {
  148. struct device_node *np;
  149. unsigned int i;
  150. struct platform_device *gfar_dev;
  151. struct resource res;
  152. int ret;
  153. for (np = NULL, i = 0;
  154. (np = of_find_compatible_node(np, "network", "gianfar")) != NULL;
  155. i++) {
  156. struct resource r[4];
  157. struct device_node *phy, *mdio;
  158. struct gianfar_platform_data gfar_data;
  159. const unsigned int *id;
  160. const char *model;
  161. const char *ctype;
  162. const void *mac_addr;
  163. const phandle *ph;
  164. int n_res = 2;
  165. memset(r, 0, sizeof(r));
  166. memset(&gfar_data, 0, sizeof(gfar_data));
  167. ret = of_address_to_resource(np, 0, &r[0]);
  168. if (ret)
  169. goto err;
  170. of_irq_to_resource(np, 0, &r[1]);
  171. model = of_get_property(np, "model", NULL);
  172. /* If we aren't the FEC we have multiple interrupts */
  173. if (model && strcasecmp(model, "FEC")) {
  174. r[1].name = gfar_tx_intr;
  175. r[2].name = gfar_rx_intr;
  176. of_irq_to_resource(np, 1, &r[2]);
  177. r[3].name = gfar_err_intr;
  178. of_irq_to_resource(np, 2, &r[3]);
  179. n_res += 2;
  180. }
  181. gfar_dev =
  182. platform_device_register_simple("fsl-gianfar", i, &r[0],
  183. n_res);
  184. if (IS_ERR(gfar_dev)) {
  185. ret = PTR_ERR(gfar_dev);
  186. goto err;
  187. }
  188. mac_addr = of_get_mac_address(np);
  189. if (mac_addr)
  190. memcpy(gfar_data.mac_addr, mac_addr, 6);
  191. if (model && !strcasecmp(model, "TSEC"))
  192. gfar_data.device_flags =
  193. FSL_GIANFAR_DEV_HAS_GIGABIT |
  194. FSL_GIANFAR_DEV_HAS_COALESCE |
  195. FSL_GIANFAR_DEV_HAS_RMON |
  196. FSL_GIANFAR_DEV_HAS_MULTI_INTR;
  197. if (model && !strcasecmp(model, "eTSEC"))
  198. gfar_data.device_flags =
  199. FSL_GIANFAR_DEV_HAS_GIGABIT |
  200. FSL_GIANFAR_DEV_HAS_COALESCE |
  201. FSL_GIANFAR_DEV_HAS_RMON |
  202. FSL_GIANFAR_DEV_HAS_MULTI_INTR |
  203. FSL_GIANFAR_DEV_HAS_CSUM |
  204. FSL_GIANFAR_DEV_HAS_VLAN |
  205. FSL_GIANFAR_DEV_HAS_EXTENDED_HASH;
  206. ctype = of_get_property(np, "phy-connection-type", NULL);
  207. /* We only care about rgmii-id. The rest are autodetected */
  208. if (ctype && !strcmp(ctype, "rgmii-id"))
  209. gfar_data.interface = PHY_INTERFACE_MODE_RGMII_ID;
  210. else
  211. gfar_data.interface = PHY_INTERFACE_MODE_MII;
  212. ph = of_get_property(np, "phy-handle", NULL);
  213. phy = of_find_node_by_phandle(*ph);
  214. if (phy == NULL) {
  215. ret = -ENODEV;
  216. goto unreg;
  217. }
  218. mdio = of_get_parent(phy);
  219. id = of_get_property(phy, "reg", NULL);
  220. ret = of_address_to_resource(mdio, 0, &res);
  221. if (ret) {
  222. of_node_put(phy);
  223. of_node_put(mdio);
  224. goto unreg;
  225. }
  226. gfar_data.phy_id = *id;
  227. gfar_data.bus_id = res.start;
  228. of_node_put(phy);
  229. of_node_put(mdio);
  230. ret =
  231. platform_device_add_data(gfar_dev, &gfar_data,
  232. sizeof(struct
  233. gianfar_platform_data));
  234. if (ret)
  235. goto unreg;
  236. }
  237. return 0;
  238. unreg:
  239. platform_device_unregister(gfar_dev);
  240. err:
  241. return ret;
  242. }
  243. arch_initcall(gfar_of_init);
  244. static int __init fsl_i2c_of_init(void)
  245. {
  246. struct device_node *np;
  247. unsigned int i;
  248. struct platform_device *i2c_dev;
  249. int ret;
  250. for (np = NULL, i = 0;
  251. (np = of_find_compatible_node(np, "i2c", "fsl-i2c")) != NULL;
  252. i++) {
  253. struct resource r[2];
  254. struct fsl_i2c_platform_data i2c_data;
  255. const unsigned char *flags = NULL;
  256. memset(&r, 0, sizeof(r));
  257. memset(&i2c_data, 0, sizeof(i2c_data));
  258. ret = of_address_to_resource(np, 0, &r[0]);
  259. if (ret)
  260. goto err;
  261. of_irq_to_resource(np, 0, &r[1]);
  262. i2c_dev = platform_device_register_simple("fsl-i2c", i, r, 2);
  263. if (IS_ERR(i2c_dev)) {
  264. ret = PTR_ERR(i2c_dev);
  265. goto err;
  266. }
  267. i2c_data.device_flags = 0;
  268. flags = of_get_property(np, "dfsrr", NULL);
  269. if (flags)
  270. i2c_data.device_flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
  271. flags = of_get_property(np, "fsl5200-clocking", NULL);
  272. if (flags)
  273. i2c_data.device_flags |= FSL_I2C_DEV_CLOCK_5200;
  274. ret =
  275. platform_device_add_data(i2c_dev, &i2c_data,
  276. sizeof(struct
  277. fsl_i2c_platform_data));
  278. if (ret)
  279. goto unreg;
  280. }
  281. return 0;
  282. unreg:
  283. platform_device_unregister(i2c_dev);
  284. err:
  285. return ret;
  286. }
  287. arch_initcall(fsl_i2c_of_init);
  288. #ifdef CONFIG_PPC_83xx
  289. static int __init mpc83xx_wdt_init(void)
  290. {
  291. struct resource r;
  292. struct device_node *soc, *np;
  293. struct platform_device *dev;
  294. const unsigned int *freq;
  295. int ret;
  296. np = of_find_compatible_node(NULL, "watchdog", "mpc83xx_wdt");
  297. if (!np) {
  298. ret = -ENODEV;
  299. goto nodev;
  300. }
  301. soc = of_find_node_by_type(NULL, "soc");
  302. if (!soc) {
  303. ret = -ENODEV;
  304. goto nosoc;
  305. }
  306. freq = of_get_property(soc, "bus-frequency", NULL);
  307. if (!freq) {
  308. ret = -ENODEV;
  309. goto err;
  310. }
  311. memset(&r, 0, sizeof(r));
  312. ret = of_address_to_resource(np, 0, &r);
  313. if (ret)
  314. goto err;
  315. dev = platform_device_register_simple("mpc83xx_wdt", 0, &r, 1);
  316. if (IS_ERR(dev)) {
  317. ret = PTR_ERR(dev);
  318. goto err;
  319. }
  320. ret = platform_device_add_data(dev, freq, sizeof(int));
  321. if (ret)
  322. goto unreg;
  323. of_node_put(soc);
  324. of_node_put(np);
  325. return 0;
  326. unreg:
  327. platform_device_unregister(dev);
  328. err:
  329. of_node_put(soc);
  330. nosoc:
  331. of_node_put(np);
  332. nodev:
  333. return ret;
  334. }
  335. arch_initcall(mpc83xx_wdt_init);
  336. #endif
  337. static enum fsl_usb2_phy_modes determine_usb_phy(const char *phy_type)
  338. {
  339. if (!phy_type)
  340. return FSL_USB2_PHY_NONE;
  341. if (!strcasecmp(phy_type, "ulpi"))
  342. return FSL_USB2_PHY_ULPI;
  343. if (!strcasecmp(phy_type, "utmi"))
  344. return FSL_USB2_PHY_UTMI;
  345. if (!strcasecmp(phy_type, "utmi_wide"))
  346. return FSL_USB2_PHY_UTMI_WIDE;
  347. if (!strcasecmp(phy_type, "serial"))
  348. return FSL_USB2_PHY_SERIAL;
  349. return FSL_USB2_PHY_NONE;
  350. }
  351. static int __init fsl_usb_of_init(void)
  352. {
  353. struct device_node *np;
  354. unsigned int i;
  355. struct platform_device *usb_dev_mph = NULL, *usb_dev_dr_host = NULL,
  356. *usb_dev_dr_client = NULL;
  357. int ret;
  358. for (np = NULL, i = 0;
  359. (np = of_find_compatible_node(np, "usb", "fsl-usb2-mph")) != NULL;
  360. i++) {
  361. struct resource r[2];
  362. struct fsl_usb2_platform_data usb_data;
  363. const unsigned char *prop = NULL;
  364. memset(&r, 0, sizeof(r));
  365. memset(&usb_data, 0, sizeof(usb_data));
  366. ret = of_address_to_resource(np, 0, &r[0]);
  367. if (ret)
  368. goto err;
  369. of_irq_to_resource(np, 0, &r[1]);
  370. usb_dev_mph =
  371. platform_device_register_simple("fsl-ehci", i, r, 2);
  372. if (IS_ERR(usb_dev_mph)) {
  373. ret = PTR_ERR(usb_dev_mph);
  374. goto err;
  375. }
  376. usb_dev_mph->dev.coherent_dma_mask = 0xffffffffUL;
  377. usb_dev_mph->dev.dma_mask = &usb_dev_mph->dev.coherent_dma_mask;
  378. usb_data.operating_mode = FSL_USB2_MPH_HOST;
  379. prop = of_get_property(np, "port0", NULL);
  380. if (prop)
  381. usb_data.port_enables |= FSL_USB2_PORT0_ENABLED;
  382. prop = of_get_property(np, "port1", NULL);
  383. if (prop)
  384. usb_data.port_enables |= FSL_USB2_PORT1_ENABLED;
  385. prop = of_get_property(np, "phy_type", NULL);
  386. usb_data.phy_mode = determine_usb_phy(prop);
  387. ret =
  388. platform_device_add_data(usb_dev_mph, &usb_data,
  389. sizeof(struct
  390. fsl_usb2_platform_data));
  391. if (ret)
  392. goto unreg_mph;
  393. }
  394. for (np = NULL;
  395. (np = of_find_compatible_node(np, "usb", "fsl-usb2-dr")) != NULL;
  396. i++) {
  397. struct resource r[2];
  398. struct fsl_usb2_platform_data usb_data;
  399. const unsigned char *prop = NULL;
  400. memset(&r, 0, sizeof(r));
  401. memset(&usb_data, 0, sizeof(usb_data));
  402. ret = of_address_to_resource(np, 0, &r[0]);
  403. if (ret)
  404. goto unreg_mph;
  405. of_irq_to_resource(np, 0, &r[1]);
  406. prop = of_get_property(np, "dr_mode", NULL);
  407. if (!prop || !strcmp(prop, "host")) {
  408. usb_data.operating_mode = FSL_USB2_DR_HOST;
  409. usb_dev_dr_host = platform_device_register_simple(
  410. "fsl-ehci", i, r, 2);
  411. if (IS_ERR(usb_dev_dr_host)) {
  412. ret = PTR_ERR(usb_dev_dr_host);
  413. goto err;
  414. }
  415. } else if (prop && !strcmp(prop, "peripheral")) {
  416. usb_data.operating_mode = FSL_USB2_DR_DEVICE;
  417. usb_dev_dr_client = platform_device_register_simple(
  418. "fsl-usb2-udc", i, r, 2);
  419. if (IS_ERR(usb_dev_dr_client)) {
  420. ret = PTR_ERR(usb_dev_dr_client);
  421. goto err;
  422. }
  423. } else if (prop && !strcmp(prop, "otg")) {
  424. usb_data.operating_mode = FSL_USB2_DR_OTG;
  425. usb_dev_dr_host = platform_device_register_simple(
  426. "fsl-ehci", i, r, 2);
  427. if (IS_ERR(usb_dev_dr_host)) {
  428. ret = PTR_ERR(usb_dev_dr_host);
  429. goto err;
  430. }
  431. usb_dev_dr_client = platform_device_register_simple(
  432. "fsl-usb2-udc", i, r, 2);
  433. if (IS_ERR(usb_dev_dr_client)) {
  434. ret = PTR_ERR(usb_dev_dr_client);
  435. goto err;
  436. }
  437. } else {
  438. ret = -EINVAL;
  439. goto err;
  440. }
  441. prop = of_get_property(np, "phy_type", NULL);
  442. usb_data.phy_mode = determine_usb_phy(prop);
  443. if (usb_dev_dr_host) {
  444. usb_dev_dr_host->dev.coherent_dma_mask = 0xffffffffUL;
  445. usb_dev_dr_host->dev.dma_mask = &usb_dev_dr_host->
  446. dev.coherent_dma_mask;
  447. if ((ret = platform_device_add_data(usb_dev_dr_host,
  448. &usb_data, sizeof(struct
  449. fsl_usb2_platform_data))))
  450. goto unreg_dr;
  451. }
  452. if (usb_dev_dr_client) {
  453. usb_dev_dr_client->dev.coherent_dma_mask = 0xffffffffUL;
  454. usb_dev_dr_client->dev.dma_mask = &usb_dev_dr_client->
  455. dev.coherent_dma_mask;
  456. if ((ret = platform_device_add_data(usb_dev_dr_client,
  457. &usb_data, sizeof(struct
  458. fsl_usb2_platform_data))))
  459. goto unreg_dr;
  460. }
  461. }
  462. return 0;
  463. unreg_dr:
  464. if (usb_dev_dr_host)
  465. platform_device_unregister(usb_dev_dr_host);
  466. if (usb_dev_dr_client)
  467. platform_device_unregister(usb_dev_dr_client);
  468. unreg_mph:
  469. if (usb_dev_mph)
  470. platform_device_unregister(usb_dev_mph);
  471. err:
  472. return ret;
  473. }
  474. arch_initcall(fsl_usb_of_init);
  475. #ifdef CONFIG_CPM2
  476. extern void init_scc_ioports(struct fs_uart_platform_info*);
  477. static const char fcc_regs[] = "fcc_regs";
  478. static const char fcc_regs_c[] = "fcc_regs_c";
  479. static const char fcc_pram[] = "fcc_pram";
  480. static char bus_id[9][BUS_ID_SIZE];
  481. static int __init fs_enet_of_init(void)
  482. {
  483. struct device_node *np;
  484. unsigned int i;
  485. struct platform_device *fs_enet_dev;
  486. struct resource res;
  487. int ret;
  488. for (np = NULL, i = 0;
  489. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  490. i++) {
  491. struct resource r[4];
  492. struct device_node *phy, *mdio;
  493. struct fs_platform_info fs_enet_data;
  494. const unsigned int *id, *phy_addr, *phy_irq;
  495. const void *mac_addr;
  496. const phandle *ph;
  497. const char *model;
  498. memset(r, 0, sizeof(r));
  499. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  500. ret = of_address_to_resource(np, 0, &r[0]);
  501. if (ret)
  502. goto err;
  503. r[0].name = fcc_regs;
  504. ret = of_address_to_resource(np, 1, &r[1]);
  505. if (ret)
  506. goto err;
  507. r[1].name = fcc_pram;
  508. ret = of_address_to_resource(np, 2, &r[2]);
  509. if (ret)
  510. goto err;
  511. r[2].name = fcc_regs_c;
  512. fs_enet_data.fcc_regs_c = r[2].start;
  513. of_irq_to_resource(np, 0, &r[3]);
  514. fs_enet_dev =
  515. platform_device_register_simple("fsl-cpm-fcc", i, &r[0], 4);
  516. if (IS_ERR(fs_enet_dev)) {
  517. ret = PTR_ERR(fs_enet_dev);
  518. goto err;
  519. }
  520. model = of_get_property(np, "model", NULL);
  521. if (model == NULL) {
  522. ret = -ENODEV;
  523. goto unreg;
  524. }
  525. mac_addr = of_get_mac_address(np);
  526. if (mac_addr)
  527. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  528. ph = of_get_property(np, "phy-handle", NULL);
  529. phy = of_find_node_by_phandle(*ph);
  530. if (phy == NULL) {
  531. ret = -ENODEV;
  532. goto unreg;
  533. }
  534. phy_addr = of_get_property(phy, "reg", NULL);
  535. fs_enet_data.phy_addr = *phy_addr;
  536. phy_irq = of_get_property(phy, "interrupts", NULL);
  537. id = of_get_property(np, "device-id", NULL);
  538. fs_enet_data.fs_no = *id;
  539. strcpy(fs_enet_data.fs_type, model);
  540. mdio = of_get_parent(phy);
  541. ret = of_address_to_resource(mdio, 0, &res);
  542. if (ret) {
  543. of_node_put(phy);
  544. of_node_put(mdio);
  545. goto unreg;
  546. }
  547. fs_enet_data.clk_rx = *((u32 *)of_get_property(np,
  548. "rx-clock", NULL));
  549. fs_enet_data.clk_tx = *((u32 *)of_get_property(np,
  550. "tx-clock", NULL));
  551. if (strstr(model, "FCC")) {
  552. int fcc_index = *id - 1;
  553. const unsigned char *mdio_bb_prop;
  554. fs_enet_data.dpram_offset = (u32)cpm_dpram_addr(0);
  555. fs_enet_data.rx_ring = 32;
  556. fs_enet_data.tx_ring = 32;
  557. fs_enet_data.rx_copybreak = 240;
  558. fs_enet_data.use_napi = 0;
  559. fs_enet_data.napi_weight = 17;
  560. fs_enet_data.mem_offset = FCC_MEM_OFFSET(fcc_index);
  561. fs_enet_data.cp_page = CPM_CR_FCC_PAGE(fcc_index);
  562. fs_enet_data.cp_block = CPM_CR_FCC_SBLOCK(fcc_index);
  563. snprintf((char*)&bus_id[(*id)], BUS_ID_SIZE, "%x:%02x",
  564. (u32)res.start, fs_enet_data.phy_addr);
  565. fs_enet_data.bus_id = (char*)&bus_id[(*id)];
  566. fs_enet_data.init_ioports = init_fcc_ioports;
  567. mdio_bb_prop = of_get_property(phy, "bitbang", NULL);
  568. if (mdio_bb_prop) {
  569. struct platform_device *fs_enet_mdio_bb_dev;
  570. struct fs_mii_bb_platform_info fs_enet_mdio_bb_data;
  571. fs_enet_mdio_bb_dev =
  572. platform_device_register_simple("fsl-bb-mdio",
  573. i, NULL, 0);
  574. memset(&fs_enet_mdio_bb_data, 0,
  575. sizeof(struct fs_mii_bb_platform_info));
  576. fs_enet_mdio_bb_data.mdio_dat.bit =
  577. mdio_bb_prop[0];
  578. fs_enet_mdio_bb_data.mdio_dir.bit =
  579. mdio_bb_prop[1];
  580. fs_enet_mdio_bb_data.mdc_dat.bit =
  581. mdio_bb_prop[2];
  582. fs_enet_mdio_bb_data.mdio_port =
  583. mdio_bb_prop[3];
  584. fs_enet_mdio_bb_data.mdc_port =
  585. mdio_bb_prop[4];
  586. fs_enet_mdio_bb_data.delay =
  587. mdio_bb_prop[5];
  588. fs_enet_mdio_bb_data.irq[0] = phy_irq[0];
  589. fs_enet_mdio_bb_data.irq[1] = -1;
  590. fs_enet_mdio_bb_data.irq[2] = -1;
  591. fs_enet_mdio_bb_data.irq[3] = phy_irq[0];
  592. fs_enet_mdio_bb_data.irq[31] = -1;
  593. fs_enet_mdio_bb_data.mdio_dat.offset =
  594. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  595. fs_enet_mdio_bb_data.mdio_dir.offset =
  596. (u32)&cpm2_immr->im_ioport.iop_pdirc;
  597. fs_enet_mdio_bb_data.mdc_dat.offset =
  598. (u32)&cpm2_immr->im_ioport.iop_pdatc;
  599. ret = platform_device_add_data(
  600. fs_enet_mdio_bb_dev,
  601. &fs_enet_mdio_bb_data,
  602. sizeof(struct fs_mii_bb_platform_info));
  603. if (ret)
  604. goto unreg;
  605. }
  606. of_node_put(phy);
  607. of_node_put(mdio);
  608. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  609. sizeof(struct
  610. fs_platform_info));
  611. if (ret)
  612. goto unreg;
  613. }
  614. }
  615. return 0;
  616. unreg:
  617. platform_device_unregister(fs_enet_dev);
  618. err:
  619. return ret;
  620. }
  621. arch_initcall(fs_enet_of_init);
  622. static const char scc_regs[] = "regs";
  623. static const char scc_pram[] = "pram";
  624. static int __init cpm_uart_of_init(void)
  625. {
  626. struct device_node *np;
  627. unsigned int i;
  628. struct platform_device *cpm_uart_dev;
  629. int ret;
  630. for (np = NULL, i = 0;
  631. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  632. i++) {
  633. struct resource r[3];
  634. struct fs_uart_platform_info cpm_uart_data;
  635. const int *id;
  636. const char *model;
  637. memset(r, 0, sizeof(r));
  638. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  639. ret = of_address_to_resource(np, 0, &r[0]);
  640. if (ret)
  641. goto err;
  642. r[0].name = scc_regs;
  643. ret = of_address_to_resource(np, 1, &r[1]);
  644. if (ret)
  645. goto err;
  646. r[1].name = scc_pram;
  647. of_irq_to_resource(np, 0, &r[2]);
  648. cpm_uart_dev =
  649. platform_device_register_simple("fsl-cpm-scc:uart", i, &r[0], 3);
  650. if (IS_ERR(cpm_uart_dev)) {
  651. ret = PTR_ERR(cpm_uart_dev);
  652. goto err;
  653. }
  654. id = of_get_property(np, "device-id", NULL);
  655. cpm_uart_data.fs_no = *id;
  656. model = of_get_property(np, "model", NULL);
  657. strcpy(cpm_uart_data.fs_type, model);
  658. cpm_uart_data.uart_clk = ppc_proc_freq;
  659. cpm_uart_data.tx_num_fifo = 4;
  660. cpm_uart_data.tx_buf_size = 32;
  661. cpm_uart_data.rx_num_fifo = 4;
  662. cpm_uart_data.rx_buf_size = 32;
  663. cpm_uart_data.clk_rx = *((u32 *)of_get_property(np,
  664. "rx-clock", NULL));
  665. cpm_uart_data.clk_tx = *((u32 *)of_get_property(np,
  666. "tx-clock", NULL));
  667. ret =
  668. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  669. sizeof(struct
  670. fs_uart_platform_info));
  671. if (ret)
  672. goto unreg;
  673. }
  674. return 0;
  675. unreg:
  676. platform_device_unregister(cpm_uart_dev);
  677. err:
  678. return ret;
  679. }
  680. arch_initcall(cpm_uart_of_init);
  681. #endif /* CONFIG_CPM2 */
  682. #ifdef CONFIG_8xx
  683. extern void init_scc_ioports(struct fs_platform_info*);
  684. extern int platform_device_skip(const char *model, int id);
  685. static int __init fs_enet_mdio_of_init(void)
  686. {
  687. struct device_node *np;
  688. unsigned int i;
  689. struct platform_device *mdio_dev;
  690. struct resource res;
  691. int ret;
  692. for (np = NULL, i = 0;
  693. (np = of_find_compatible_node(np, "mdio", "fs_enet")) != NULL;
  694. i++) {
  695. struct fs_mii_fec_platform_info mdio_data;
  696. memset(&res, 0, sizeof(res));
  697. memset(&mdio_data, 0, sizeof(mdio_data));
  698. ret = of_address_to_resource(np, 0, &res);
  699. if (ret)
  700. goto err;
  701. mdio_dev =
  702. platform_device_register_simple("fsl-cpm-fec-mdio",
  703. res.start, &res, 1);
  704. if (IS_ERR(mdio_dev)) {
  705. ret = PTR_ERR(mdio_dev);
  706. goto err;
  707. }
  708. mdio_data.mii_speed = ((((ppc_proc_freq + 4999999) / 2500000) / 2) & 0x3F) << 1;
  709. ret =
  710. platform_device_add_data(mdio_dev, &mdio_data,
  711. sizeof(struct fs_mii_fec_platform_info));
  712. if (ret)
  713. goto unreg;
  714. }
  715. return 0;
  716. unreg:
  717. platform_device_unregister(mdio_dev);
  718. err:
  719. return ret;
  720. }
  721. arch_initcall(fs_enet_mdio_of_init);
  722. static const char *enet_regs = "regs";
  723. static const char *enet_pram = "pram";
  724. static const char *enet_irq = "interrupt";
  725. static char bus_id[9][BUS_ID_SIZE];
  726. static int __init fs_enet_of_init(void)
  727. {
  728. struct device_node *np;
  729. unsigned int i;
  730. struct platform_device *fs_enet_dev = NULL;
  731. struct resource res;
  732. int ret;
  733. for (np = NULL, i = 0;
  734. (np = of_find_compatible_node(np, "network", "fs_enet")) != NULL;
  735. i++) {
  736. struct resource r[4];
  737. struct device_node *phy = NULL, *mdio = NULL;
  738. struct fs_platform_info fs_enet_data;
  739. const unsigned int *id;
  740. const unsigned int *phy_addr;
  741. const void *mac_addr;
  742. const phandle *ph;
  743. const char *model;
  744. memset(r, 0, sizeof(r));
  745. memset(&fs_enet_data, 0, sizeof(fs_enet_data));
  746. model = of_get_property(np, "model", NULL);
  747. if (model == NULL) {
  748. ret = -ENODEV;
  749. goto unreg;
  750. }
  751. id = of_get_property(np, "device-id", NULL);
  752. fs_enet_data.fs_no = *id;
  753. if (platform_device_skip(model, *id))
  754. continue;
  755. ret = of_address_to_resource(np, 0, &r[0]);
  756. if (ret)
  757. goto err;
  758. r[0].name = enet_regs;
  759. mac_addr = of_get_mac_address(np);
  760. if (mac_addr)
  761. memcpy(fs_enet_data.macaddr, mac_addr, 6);
  762. ph = of_get_property(np, "phy-handle", NULL);
  763. if (ph != NULL)
  764. phy = of_find_node_by_phandle(*ph);
  765. if (phy != NULL) {
  766. phy_addr = of_get_property(phy, "reg", NULL);
  767. fs_enet_data.phy_addr = *phy_addr;
  768. fs_enet_data.has_phy = 1;
  769. mdio = of_get_parent(phy);
  770. ret = of_address_to_resource(mdio, 0, &res);
  771. if (ret) {
  772. of_node_put(phy);
  773. of_node_put(mdio);
  774. goto unreg;
  775. }
  776. }
  777. model = of_get_property(np, "model", NULL);
  778. strcpy(fs_enet_data.fs_type, model);
  779. if (strstr(model, "FEC")) {
  780. r[1].start = r[1].end = irq_of_parse_and_map(np, 0);
  781. r[1].flags = IORESOURCE_IRQ;
  782. r[1].name = enet_irq;
  783. fs_enet_dev =
  784. platform_device_register_simple("fsl-cpm-fec", i, &r[0], 2);
  785. if (IS_ERR(fs_enet_dev)) {
  786. ret = PTR_ERR(fs_enet_dev);
  787. goto err;
  788. }
  789. fs_enet_data.rx_ring = 128;
  790. fs_enet_data.tx_ring = 16;
  791. fs_enet_data.rx_copybreak = 240;
  792. fs_enet_data.use_napi = 1;
  793. fs_enet_data.napi_weight = 17;
  794. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%x:%02x",
  795. (u32)res.start, fs_enet_data.phy_addr);
  796. fs_enet_data.bus_id = (char*)&bus_id[i];
  797. fs_enet_data.init_ioports = init_fec_ioports;
  798. }
  799. if (strstr(model, "SCC")) {
  800. ret = of_address_to_resource(np, 1, &r[1]);
  801. if (ret)
  802. goto err;
  803. r[1].name = enet_pram;
  804. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  805. r[2].flags = IORESOURCE_IRQ;
  806. r[2].name = enet_irq;
  807. fs_enet_dev =
  808. platform_device_register_simple("fsl-cpm-scc", i, &r[0], 3);
  809. if (IS_ERR(fs_enet_dev)) {
  810. ret = PTR_ERR(fs_enet_dev);
  811. goto err;
  812. }
  813. fs_enet_data.rx_ring = 64;
  814. fs_enet_data.tx_ring = 8;
  815. fs_enet_data.rx_copybreak = 240;
  816. fs_enet_data.use_napi = 1;
  817. fs_enet_data.napi_weight = 17;
  818. snprintf((char*)&bus_id[i], BUS_ID_SIZE, "%s", "fixed@10:1");
  819. fs_enet_data.bus_id = (char*)&bus_id[i];
  820. fs_enet_data.init_ioports = init_scc_ioports;
  821. }
  822. of_node_put(phy);
  823. of_node_put(mdio);
  824. ret = platform_device_add_data(fs_enet_dev, &fs_enet_data,
  825. sizeof(struct
  826. fs_platform_info));
  827. if (ret)
  828. goto unreg;
  829. }
  830. return 0;
  831. unreg:
  832. platform_device_unregister(fs_enet_dev);
  833. err:
  834. return ret;
  835. }
  836. arch_initcall(fs_enet_of_init);
  837. static int __init fsl_pcmcia_of_init(void)
  838. {
  839. struct device_node *np = NULL;
  840. /*
  841. * Register all the devices which type is "pcmcia"
  842. */
  843. while ((np = of_find_compatible_node(np,
  844. "pcmcia", "fsl,pq-pcmcia")) != NULL)
  845. of_platform_device_create(np, "m8xx-pcmcia", NULL);
  846. return 0;
  847. }
  848. arch_initcall(fsl_pcmcia_of_init);
  849. static const char *smc_regs = "regs";
  850. static const char *smc_pram = "pram";
  851. static int __init cpm_smc_uart_of_init(void)
  852. {
  853. struct device_node *np;
  854. unsigned int i;
  855. struct platform_device *cpm_uart_dev;
  856. int ret;
  857. for (np = NULL, i = 0;
  858. (np = of_find_compatible_node(np, "serial", "cpm_uart")) != NULL;
  859. i++) {
  860. struct resource r[3];
  861. struct fs_uart_platform_info cpm_uart_data;
  862. const int *id;
  863. const char *model;
  864. memset(r, 0, sizeof(r));
  865. memset(&cpm_uart_data, 0, sizeof(cpm_uart_data));
  866. ret = of_address_to_resource(np, 0, &r[0]);
  867. if (ret)
  868. goto err;
  869. r[0].name = smc_regs;
  870. ret = of_address_to_resource(np, 1, &r[1]);
  871. if (ret)
  872. goto err;
  873. r[1].name = smc_pram;
  874. r[2].start = r[2].end = irq_of_parse_and_map(np, 0);
  875. r[2].flags = IORESOURCE_IRQ;
  876. cpm_uart_dev =
  877. platform_device_register_simple("fsl-cpm-smc:uart", i, &r[0], 3);
  878. if (IS_ERR(cpm_uart_dev)) {
  879. ret = PTR_ERR(cpm_uart_dev);
  880. goto err;
  881. }
  882. model = of_get_property(np, "model", NULL);
  883. strcpy(cpm_uart_data.fs_type, model);
  884. id = of_get_property(np, "device-id", NULL);
  885. cpm_uart_data.fs_no = *id;
  886. cpm_uart_data.uart_clk = ppc_proc_freq;
  887. cpm_uart_data.tx_num_fifo = 4;
  888. cpm_uart_data.tx_buf_size = 32;
  889. cpm_uart_data.rx_num_fifo = 4;
  890. cpm_uart_data.rx_buf_size = 32;
  891. ret =
  892. platform_device_add_data(cpm_uart_dev, &cpm_uart_data,
  893. sizeof(struct
  894. fs_uart_platform_info));
  895. if (ret)
  896. goto unreg;
  897. }
  898. return 0;
  899. unreg:
  900. platform_device_unregister(cpm_uart_dev);
  901. err:
  902. return ret;
  903. }
  904. arch_initcall(cpm_smc_uart_of_init);
  905. #endif /* CONFIG_8xx */