123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160 |
- #ifndef __SH_CLOCK_H
- #define __SH_CLOCK_H
- #include <linux/list.h>
- #include <linux/seq_file.h>
- #include <linux/cpufreq.h>
- #include <linux/types.h>
- #include <linux/kref.h>
- #include <linux/clk.h>
- #include <linux/err.h>
- struct clk;
- struct clk_mapping {
- phys_addr_t phys;
- void __iomem *base;
- unsigned long len;
- struct kref ref;
- };
- struct clk_ops {
- #ifdef CONFIG_SH_CLK_CPG_LEGACY
- void (*init)(struct clk *clk);
- #endif
- int (*enable)(struct clk *clk);
- void (*disable)(struct clk *clk);
- unsigned long (*recalc)(struct clk *clk);
- int (*set_rate)(struct clk *clk, unsigned long rate);
- int (*set_parent)(struct clk *clk, struct clk *parent);
- long (*round_rate)(struct clk *clk, unsigned long rate);
- };
- struct clk {
- struct list_head node;
- struct clk *parent;
- struct clk **parent_table; /* list of parents to */
- unsigned short parent_num; /* choose between */
- unsigned char src_shift; /* source clock field in the */
- unsigned char src_width; /* configuration register */
- struct clk_ops *ops;
- struct list_head children;
- struct list_head sibling; /* node for children */
- int usecount;
- unsigned long rate;
- unsigned long flags;
- void __iomem *enable_reg;
- unsigned int enable_bit;
- void __iomem *mapped_reg;
- unsigned long arch_flags;
- void *priv;
- struct clk_mapping *mapping;
- struct cpufreq_frequency_table *freq_table;
- unsigned int nr_freqs;
- };
- #define CLK_ENABLE_ON_INIT (1 << 0)
- /* drivers/sh/clk.c */
- unsigned long followparent_recalc(struct clk *);
- void recalculate_root_clocks(void);
- void propagate_rate(struct clk *);
- int clk_reparent(struct clk *child, struct clk *parent);
- int clk_register(struct clk *);
- void clk_unregister(struct clk *);
- void clk_enable_init_clocks(void);
- struct clk_div_mult_table {
- unsigned int *divisors;
- unsigned int nr_divisors;
- unsigned int *multipliers;
- unsigned int nr_multipliers;
- };
- struct cpufreq_frequency_table;
- void clk_rate_table_build(struct clk *clk,
- struct cpufreq_frequency_table *freq_table,
- int nr_freqs,
- struct clk_div_mult_table *src_table,
- unsigned long *bitmap);
- long clk_rate_table_round(struct clk *clk,
- struct cpufreq_frequency_table *freq_table,
- unsigned long rate);
- int clk_rate_table_find(struct clk *clk,
- struct cpufreq_frequency_table *freq_table,
- unsigned long rate);
- long clk_rate_div_range_round(struct clk *clk, unsigned int div_min,
- unsigned int div_max, unsigned long rate);
- long clk_rate_mult_range_round(struct clk *clk, unsigned int mult_min,
- unsigned int mult_max, unsigned long rate);
- long clk_round_parent(struct clk *clk, unsigned long target,
- unsigned long *best_freq, unsigned long *parent_freq,
- unsigned int div_min, unsigned int div_max);
- #define SH_CLK_MSTP32(_parent, _enable_reg, _enable_bit, _flags) \
- { \
- .parent = _parent, \
- .enable_reg = (void __iomem *)_enable_reg, \
- .enable_bit = _enable_bit, \
- .flags = _flags, \
- }
- int sh_clk_mstp32_register(struct clk *clks, int nr);
- #define SH_CLK_DIV4(_parent, _reg, _shift, _div_bitmap, _flags) \
- { \
- .parent = _parent, \
- .enable_reg = (void __iomem *)_reg, \
- .enable_bit = _shift, \
- .arch_flags = _div_bitmap, \
- .flags = _flags, \
- }
- struct clk_div4_table {
- struct clk_div_mult_table *div_mult_table;
- void (*kick)(struct clk *clk);
- };
- int sh_clk_div4_register(struct clk *clks, int nr,
- struct clk_div4_table *table);
- int sh_clk_div4_enable_register(struct clk *clks, int nr,
- struct clk_div4_table *table);
- int sh_clk_div4_reparent_register(struct clk *clks, int nr,
- struct clk_div4_table *table);
- #define SH_CLK_DIV6_EXT(_reg, _flags, _parents, \
- _num_parents, _src_shift, _src_width) \
- { \
- .enable_reg = (void __iomem *)_reg, \
- .flags = _flags, \
- .parent_table = _parents, \
- .parent_num = _num_parents, \
- .src_shift = _src_shift, \
- .src_width = _src_width, \
- }
- #define SH_CLK_DIV6(_parent, _reg, _flags) \
- { \
- .parent = _parent, \
- .enable_reg = (void __iomem *)_reg, \
- .flags = _flags, \
- }
- int sh_clk_div6_register(struct clk *clks, int nr);
- int sh_clk_div6_reparent_register(struct clk *clks, int nr);
- #define CLKDEV_CON_ID(_id, _clk) { .con_id = _id, .clk = _clk }
- #define CLKDEV_DEV_ID(_id, _clk) { .dev_id = _id, .clk = _clk }
- #define CLKDEV_ICK_ID(_cid, _did, _clk) { .con_id = _cid, .dev_id = _did, .clk = _clk }
- #endif /* __SH_CLOCK_H */
|