lp8755.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567
  1. /*
  2. * LP8755 High Performance Power Management Unit : System Interface Driver
  3. * (based on rev. 0.26)
  4. * Copyright 2012 Texas Instruments
  5. *
  6. * Author: Daniel(Geon Si) Jeong <daniel.jeong@ti.com>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <linux/module.h>
  14. #include <linux/slab.h>
  15. #include <linux/i2c.h>
  16. #include <linux/err.h>
  17. #include <linux/irq.h>
  18. #include <linux/interrupt.h>
  19. #include <linux/gpio.h>
  20. #include <linux/regmap.h>
  21. #include <linux/delay.h>
  22. #include <linux/uaccess.h>
  23. #include <linux/regulator/driver.h>
  24. #include <linux/regulator/machine.h>
  25. #include <linux/platform_data/lp8755.h>
  26. #define LP8755_REG_BUCK0 0x00
  27. #define LP8755_REG_BUCK1 0x03
  28. #define LP8755_REG_BUCK2 0x04
  29. #define LP8755_REG_BUCK3 0x01
  30. #define LP8755_REG_BUCK4 0x05
  31. #define LP8755_REG_BUCK5 0x02
  32. #define LP8755_REG_MAX 0xFF
  33. #define LP8755_BUCK_EN_M BIT(7)
  34. #define LP8755_BUCK_LINEAR_OUT_MAX 0x76
  35. #define LP8755_BUCK_VOUT_M 0x7F
  36. struct lp8755_mphase {
  37. int nreg;
  38. int buck_num[LP8755_BUCK_MAX];
  39. };
  40. struct lp8755_chip {
  41. struct device *dev;
  42. struct regmap *regmap;
  43. struct lp8755_platform_data *pdata;
  44. int irq;
  45. unsigned int irqmask;
  46. int mphase;
  47. struct regulator_dev *rdev[LP8755_BUCK_MAX];
  48. };
  49. /**
  50. *lp8755_read : read a single register value from lp8755.
  51. *@pchip : device to read from
  52. *@reg : register to read from
  53. *@val : pointer to store read value
  54. */
  55. static int lp8755_read(struct lp8755_chip *pchip, unsigned int reg,
  56. unsigned int *val)
  57. {
  58. return regmap_read(pchip->regmap, reg, val);
  59. }
  60. /**
  61. *lp8755_write : write a single register value to lp8755.
  62. *@pchip : device to write to
  63. *@reg : register to write to
  64. *@val : value to be written
  65. */
  66. static int lp8755_write(struct lp8755_chip *pchip, unsigned int reg,
  67. unsigned int val)
  68. {
  69. return regmap_write(pchip->regmap, reg, val);
  70. }
  71. /**
  72. *lp8755_update_bits : set the values of bit fields in lp8755 register.
  73. *@pchip : device to read from
  74. *@reg : register to update
  75. *@mask : bitmask to be changed
  76. *@val : value for bitmask
  77. */
  78. static int lp8755_update_bits(struct lp8755_chip *pchip, unsigned int reg,
  79. unsigned int mask, unsigned int val)
  80. {
  81. return regmap_update_bits(pchip->regmap, reg, mask, val);
  82. }
  83. static int lp8755_buck_enable_time(struct regulator_dev *rdev)
  84. {
  85. int ret;
  86. unsigned int regval;
  87. enum lp8755_bucks id = rdev_get_id(rdev);
  88. struct lp8755_chip *pchip = rdev_get_drvdata(rdev);
  89. ret = lp8755_read(pchip, 0x12 + id, &regval);
  90. if (ret < 0) {
  91. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  92. return ret;
  93. }
  94. return (regval & 0xff) * 100;
  95. }
  96. static int lp8755_buck_set_mode(struct regulator_dev *rdev, unsigned int mode)
  97. {
  98. int ret;
  99. unsigned int regbval = 0x0;
  100. enum lp8755_bucks id = rdev_get_id(rdev);
  101. struct lp8755_chip *pchip = rdev_get_drvdata(rdev);
  102. switch (mode) {
  103. case REGULATOR_MODE_FAST:
  104. /* forced pwm mode */
  105. regbval = (0x01 << id);
  106. break;
  107. case REGULATOR_MODE_NORMAL:
  108. /* enable automatic pwm/pfm mode */
  109. ret = lp8755_update_bits(pchip, 0x08 + id, 0x20, 0x00);
  110. if (ret < 0)
  111. goto err_i2c;
  112. break;
  113. case REGULATOR_MODE_IDLE:
  114. /* enable automatic pwm/pfm/lppfm mode */
  115. ret = lp8755_update_bits(pchip, 0x08 + id, 0x20, 0x20);
  116. if (ret < 0)
  117. goto err_i2c;
  118. ret = lp8755_update_bits(pchip, 0x10, 0x01, 0x01);
  119. if (ret < 0)
  120. goto err_i2c;
  121. break;
  122. default:
  123. dev_err(pchip->dev, "Not supported buck mode %s\n", __func__);
  124. /* forced pwm mode */
  125. regbval = (0x01 << id);
  126. }
  127. ret = lp8755_update_bits(pchip, 0x06, 0x01 << id, regbval);
  128. if (ret < 0)
  129. goto err_i2c;
  130. return ret;
  131. err_i2c:
  132. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  133. return ret;
  134. }
  135. static unsigned int lp8755_buck_get_mode(struct regulator_dev *rdev)
  136. {
  137. int ret;
  138. unsigned int regval;
  139. enum lp8755_bucks id = rdev_get_id(rdev);
  140. struct lp8755_chip *pchip = rdev_get_drvdata(rdev);
  141. ret = lp8755_read(pchip, 0x06, &regval);
  142. if (ret < 0)
  143. goto err_i2c;
  144. /* mode fast means forced pwm mode */
  145. if (regval & (0x01 << id))
  146. return REGULATOR_MODE_FAST;
  147. ret = lp8755_read(pchip, 0x08 + id, &regval);
  148. if (ret < 0)
  149. goto err_i2c;
  150. /* mode idle means automatic pwm/pfm/lppfm mode */
  151. if (regval & 0x20)
  152. return REGULATOR_MODE_IDLE;
  153. /* mode normal means automatic pwm/pfm mode */
  154. return REGULATOR_MODE_NORMAL;
  155. err_i2c:
  156. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  157. return 0;
  158. }
  159. static int lp8755_buck_set_ramp(struct regulator_dev *rdev, int ramp)
  160. {
  161. int ret;
  162. unsigned int regval = 0x00;
  163. enum lp8755_bucks id = rdev_get_id(rdev);
  164. struct lp8755_chip *pchip = rdev_get_drvdata(rdev);
  165. /* uV/us */
  166. switch (ramp) {
  167. case 0 ... 230:
  168. regval = 0x07;
  169. break;
  170. case 231 ... 470:
  171. regval = 0x06;
  172. break;
  173. case 471 ... 940:
  174. regval = 0x05;
  175. break;
  176. case 941 ... 1900:
  177. regval = 0x04;
  178. break;
  179. case 1901 ... 3800:
  180. regval = 0x03;
  181. break;
  182. case 3801 ... 7500:
  183. regval = 0x02;
  184. break;
  185. case 7501 ... 15000:
  186. regval = 0x01;
  187. break;
  188. case 15001 ... 30000:
  189. regval = 0x00;
  190. break;
  191. default:
  192. dev_err(pchip->dev,
  193. "Not supported ramp value %d %s\n", ramp, __func__);
  194. return -EINVAL;
  195. }
  196. ret = lp8755_update_bits(pchip, 0x07 + id, 0x07, regval);
  197. if (ret < 0)
  198. goto err_i2c;
  199. return ret;
  200. err_i2c:
  201. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  202. return ret;
  203. }
  204. static struct regulator_ops lp8755_buck_ops = {
  205. .map_voltage = regulator_map_voltage_linear,
  206. .list_voltage = regulator_list_voltage_linear,
  207. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  208. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  209. .enable = regulator_enable_regmap,
  210. .disable = regulator_disable_regmap,
  211. .is_enabled = regulator_is_enabled_regmap,
  212. .enable_time = lp8755_buck_enable_time,
  213. .set_mode = lp8755_buck_set_mode,
  214. .get_mode = lp8755_buck_get_mode,
  215. .set_ramp_delay = lp8755_buck_set_ramp,
  216. };
  217. #define lp8755_rail(_id) "lp8755_buck"#_id
  218. #define lp8755_buck_init(_id)\
  219. {\
  220. .constraints = {\
  221. .name = lp8755_rail(_id),\
  222. .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,\
  223. .min_uV = 500000,\
  224. .max_uV = 1675000,\
  225. },\
  226. }
  227. static struct regulator_init_data lp8755_reg_default[LP8755_BUCK_MAX] = {
  228. [LP8755_BUCK0] = lp8755_buck_init(0),
  229. [LP8755_BUCK1] = lp8755_buck_init(1),
  230. [LP8755_BUCK2] = lp8755_buck_init(2),
  231. [LP8755_BUCK3] = lp8755_buck_init(3),
  232. [LP8755_BUCK4] = lp8755_buck_init(4),
  233. [LP8755_BUCK5] = lp8755_buck_init(5),
  234. };
  235. static const struct lp8755_mphase mphase_buck[MPHASE_CONF_MAX] = {
  236. { 3, { LP8755_BUCK0, LP8755_BUCK3, LP8755_BUCK5 } },
  237. { 6, { LP8755_BUCK0, LP8755_BUCK1, LP8755_BUCK2, LP8755_BUCK3,
  238. LP8755_BUCK4, LP8755_BUCK5 } },
  239. { 5, { LP8755_BUCK0, LP8755_BUCK2, LP8755_BUCK3, LP8755_BUCK4,
  240. LP8755_BUCK5} },
  241. { 4, { LP8755_BUCK0, LP8755_BUCK3, LP8755_BUCK4, LP8755_BUCK5} },
  242. { 3, { LP8755_BUCK0, LP8755_BUCK4, LP8755_BUCK5} },
  243. { 2, { LP8755_BUCK0, LP8755_BUCK5} },
  244. { 1, { LP8755_BUCK0} },
  245. { 2, { LP8755_BUCK0, LP8755_BUCK3} },
  246. { 4, { LP8755_BUCK0, LP8755_BUCK2, LP8755_BUCK3, LP8755_BUCK5} },
  247. };
  248. static int lp8755_init_data(struct lp8755_chip *pchip)
  249. {
  250. unsigned int regval;
  251. int ret, icnt, buck_num;
  252. struct lp8755_platform_data *pdata = pchip->pdata;
  253. /* read back muti-phase configuration */
  254. ret = lp8755_read(pchip, 0x3D, &regval);
  255. if (ret < 0)
  256. goto out_i2c_error;
  257. pchip->mphase = regval & 0x0F;
  258. /* set default data based on multi-phase config */
  259. for (icnt = 0; icnt < mphase_buck[pchip->mphase].nreg; icnt++) {
  260. buck_num = mphase_buck[pchip->mphase].buck_num[icnt];
  261. pdata->buck_data[buck_num] = &lp8755_reg_default[buck_num];
  262. }
  263. return ret;
  264. out_i2c_error:
  265. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  266. return ret;
  267. }
  268. #define lp8755_buck_desc(_id)\
  269. {\
  270. .name = lp8755_rail(_id),\
  271. .id = LP8755_BUCK##_id,\
  272. .ops = &lp8755_buck_ops,\
  273. .n_voltages = LP8755_BUCK_LINEAR_OUT_MAX+1,\
  274. .uV_step = 10000,\
  275. .min_uV = 500000,\
  276. .type = REGULATOR_VOLTAGE,\
  277. .owner = THIS_MODULE,\
  278. .enable_reg = LP8755_REG_BUCK##_id,\
  279. .enable_mask = LP8755_BUCK_EN_M,\
  280. .vsel_reg = LP8755_REG_BUCK##_id,\
  281. .vsel_mask = LP8755_BUCK_VOUT_M,\
  282. }
  283. static struct regulator_desc lp8755_regulators[] = {
  284. lp8755_buck_desc(0),
  285. lp8755_buck_desc(1),
  286. lp8755_buck_desc(2),
  287. lp8755_buck_desc(3),
  288. lp8755_buck_desc(4),
  289. lp8755_buck_desc(5),
  290. };
  291. static int lp8755_regulator_init(struct lp8755_chip *pchip)
  292. {
  293. int ret, icnt, buck_num;
  294. struct lp8755_platform_data *pdata = pchip->pdata;
  295. struct regulator_config rconfig = { };
  296. rconfig.regmap = pchip->regmap;
  297. rconfig.dev = pchip->dev;
  298. rconfig.driver_data = pchip;
  299. for (icnt = 0; icnt < mphase_buck[pchip->mphase].nreg; icnt++) {
  300. buck_num = mphase_buck[pchip->mphase].buck_num[icnt];
  301. rconfig.init_data = pdata->buck_data[buck_num];
  302. rconfig.of_node = pchip->dev->of_node;
  303. pchip->rdev[buck_num] =
  304. regulator_register(&lp8755_regulators[buck_num], &rconfig);
  305. if (IS_ERR(pchip->rdev[buck_num])) {
  306. ret = PTR_ERR(pchip->rdev[buck_num]);
  307. pchip->rdev[buck_num] = NULL;
  308. dev_err(pchip->dev, "regulator init failed: buck %d\n",
  309. buck_num);
  310. goto err_buck;
  311. }
  312. }
  313. return 0;
  314. err_buck:
  315. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  316. regulator_unregister(pchip->rdev[icnt]);
  317. return ret;
  318. }
  319. static irqreturn_t lp8755_irq_handler(int irq, void *data)
  320. {
  321. int ret, icnt;
  322. unsigned int flag0, flag1;
  323. struct lp8755_chip *pchip = data;
  324. /* read flag0 register */
  325. ret = lp8755_read(pchip, 0x0D, &flag0);
  326. if (ret < 0)
  327. goto err_i2c;
  328. /* clear flag register to pull up int. pin */
  329. ret = lp8755_write(pchip, 0x0D, 0x00);
  330. if (ret < 0)
  331. goto err_i2c;
  332. /* sent power fault detection event to specific regulator */
  333. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  334. if ((flag0 & (0x4 << icnt))
  335. && (pchip->irqmask & (0x04 << icnt))
  336. && (pchip->rdev[icnt] != NULL))
  337. regulator_notifier_call_chain(pchip->rdev[icnt],
  338. LP8755_EVENT_PWR_FAULT,
  339. NULL);
  340. /* read flag1 register */
  341. ret = lp8755_read(pchip, 0x0E, &flag1);
  342. if (ret < 0)
  343. goto err_i2c;
  344. /* clear flag register to pull up int. pin */
  345. ret = lp8755_write(pchip, 0x0E, 0x00);
  346. if (ret < 0)
  347. goto err_i2c;
  348. /* send OCP event to all regualtor devices */
  349. if ((flag1 & 0x01) && (pchip->irqmask & 0x01))
  350. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  351. if (pchip->rdev[icnt] != NULL)
  352. regulator_notifier_call_chain(pchip->rdev[icnt],
  353. LP8755_EVENT_OCP,
  354. NULL);
  355. /* send OVP event to all regualtor devices */
  356. if ((flag1 & 0x02) && (pchip->irqmask & 0x02))
  357. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  358. if (pchip->rdev[icnt] != NULL)
  359. regulator_notifier_call_chain(pchip->rdev[icnt],
  360. LP8755_EVENT_OVP,
  361. NULL);
  362. return IRQ_HANDLED;
  363. err_i2c:
  364. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  365. return IRQ_NONE;
  366. }
  367. static int lp8755_int_config(struct lp8755_chip *pchip)
  368. {
  369. int ret;
  370. unsigned int regval;
  371. if (pchip->irq == 0) {
  372. dev_warn(pchip->dev, "not use interrupt : %s\n", __func__);
  373. return 0;
  374. }
  375. ret = lp8755_read(pchip, 0x0F, &regval);
  376. if (ret < 0)
  377. goto err_i2c;
  378. pchip->irqmask = regval;
  379. ret = request_threaded_irq(pchip->irq, NULL, lp8755_irq_handler,
  380. IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
  381. "lp8755-irq", pchip);
  382. if (ret)
  383. return ret;
  384. return ret;
  385. err_i2c:
  386. dev_err(pchip->dev, "i2c acceess error %s\n", __func__);
  387. return ret;
  388. }
  389. static const struct regmap_config lp8755_regmap = {
  390. .reg_bits = 8,
  391. .val_bits = 8,
  392. .max_register = LP8755_REG_MAX,
  393. };
  394. static int lp8755_probe(struct i2c_client *client,
  395. const struct i2c_device_id *id)
  396. {
  397. int ret, icnt;
  398. struct lp8755_chip *pchip;
  399. struct lp8755_platform_data *pdata = client->dev.platform_data;
  400. if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) {
  401. dev_err(&client->dev, "i2c functionality check fail.\n");
  402. return -EOPNOTSUPP;
  403. }
  404. pchip = devm_kzalloc(&client->dev,
  405. sizeof(struct lp8755_chip), GFP_KERNEL);
  406. if (!pchip)
  407. return -ENOMEM;
  408. pchip->dev = &client->dev;
  409. pchip->regmap = devm_regmap_init_i2c(client, &lp8755_regmap);
  410. if (IS_ERR(pchip->regmap)) {
  411. ret = PTR_ERR(pchip->regmap);
  412. dev_err(&client->dev, "fail to allocate regmap %d\n", ret);
  413. return ret;
  414. }
  415. i2c_set_clientdata(client, pchip);
  416. if (pdata != NULL) {
  417. pchip->pdata = pdata;
  418. pchip->mphase = pdata->mphase;
  419. } else {
  420. pchip->pdata = devm_kzalloc(pchip->dev,
  421. sizeof(struct lp8755_platform_data),
  422. GFP_KERNEL);
  423. if (!pchip->pdata)
  424. return -ENOMEM;
  425. ret = lp8755_init_data(pchip);
  426. if (ret < 0) {
  427. dev_err(&client->dev, "fail to initialize chip\n");
  428. return ret;
  429. }
  430. }
  431. ret = lp8755_regulator_init(pchip);
  432. if (ret < 0) {
  433. dev_err(&client->dev, "fail to initialize regulators\n");
  434. goto err_regulator;
  435. }
  436. pchip->irq = client->irq;
  437. ret = lp8755_int_config(pchip);
  438. if (ret < 0) {
  439. dev_err(&client->dev, "fail to irq config\n");
  440. goto err_irq;
  441. }
  442. return ret;
  443. err_irq:
  444. for (icnt = 0; icnt < mphase_buck[pchip->mphase].nreg; icnt++)
  445. regulator_unregister(pchip->rdev[icnt]);
  446. err_regulator:
  447. /* output disable */
  448. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  449. lp8755_write(pchip, icnt, 0x00);
  450. return ret;
  451. }
  452. static int lp8755_remove(struct i2c_client *client)
  453. {
  454. int icnt;
  455. struct lp8755_chip *pchip = i2c_get_clientdata(client);
  456. for (icnt = 0; icnt < mphase_buck[pchip->mphase].nreg; icnt++)
  457. regulator_unregister(pchip->rdev[icnt]);
  458. for (icnt = 0; icnt < LP8755_BUCK_MAX; icnt++)
  459. lp8755_write(pchip, icnt, 0x00);
  460. if (pchip->irq != 0)
  461. free_irq(pchip->irq, pchip);
  462. return 0;
  463. }
  464. static const struct i2c_device_id lp8755_id[] = {
  465. {LP8755_NAME, 0},
  466. {}
  467. };
  468. MODULE_DEVICE_TABLE(i2c, lp8755_id);
  469. static struct i2c_driver lp8755_i2c_driver = {
  470. .driver = {
  471. .name = LP8755_NAME,
  472. },
  473. .probe = lp8755_probe,
  474. .remove = lp8755_remove,
  475. .id_table = lp8755_id,
  476. };
  477. static int __init lp8755_init(void)
  478. {
  479. return i2c_add_driver(&lp8755_i2c_driver);
  480. }
  481. subsys_initcall(lp8755_init);
  482. static void __exit lp8755_exit(void)
  483. {
  484. i2c_del_driver(&lp8755_i2c_driver);
  485. }
  486. module_exit(lp8755_exit);
  487. MODULE_DESCRIPTION("Texas Instruments lp8755 driver");
  488. MODULE_AUTHOR("Daniel Jeong <daniel.jeong@ti.com>");
  489. MODULE_LICENSE("GPL v2");