omap-pm.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. /*
  2. * omap-pm.h - OMAP power management interface
  3. *
  4. * Copyright (C) 2008-2010 Texas Instruments, Inc.
  5. * Copyright (C) 2008-2010 Nokia Corporation
  6. * Paul Walmsley
  7. *
  8. * Interface developed by (in alphabetical order): Karthik Dasu, Jouni
  9. * Högander, Tony Lindgren, Rajendra Nayak, Sakari Poussa,
  10. * Veeramanikandan Raju, Anand Sawant, Igor Stoppa, Paul Walmsley,
  11. * Richard Woodruff
  12. */
  13. #ifndef ASM_ARM_ARCH_OMAP_OMAP_PM_H
  14. #define ASM_ARM_ARCH_OMAP_OMAP_PM_H
  15. #include <linux/device.h>
  16. #include <linux/cpufreq.h>
  17. #include "powerdomain.h"
  18. /**
  19. * struct omap_opp - clock frequency-to-OPP ID table for DSP, MPU
  20. * @rate: target clock rate
  21. * @opp_id: OPP ID
  22. * @min_vdd: minimum VDD1 voltage (in millivolts) for this OPP
  23. *
  24. * Operating performance point data. Can vary by OMAP chip and board.
  25. */
  26. struct omap_opp {
  27. unsigned long rate;
  28. u8 opp_id;
  29. u16 min_vdd;
  30. };
  31. extern struct omap_opp *mpu_opps;
  32. extern struct omap_opp *dsp_opps;
  33. extern struct omap_opp *l3_opps;
  34. /*
  35. * agent_id values for use with omap_pm_set_min_bus_tput():
  36. *
  37. * OCP_INITIATOR_AGENT is only valid for devices that can act as
  38. * initiators -- it represents the device's L3 interconnect
  39. * connection. OCP_TARGET_AGENT represents the device's L4
  40. * interconnect connection.
  41. */
  42. #define OCP_TARGET_AGENT 1
  43. #define OCP_INITIATOR_AGENT 2
  44. /**
  45. * omap_pm_if_early_init - OMAP PM init code called before clock fw init
  46. * @mpu_opp_table: array ptr to struct omap_opp for MPU
  47. * @dsp_opp_table: array ptr to struct omap_opp for DSP
  48. * @l3_opp_table : array ptr to struct omap_opp for CORE
  49. *
  50. * Initialize anything that must be configured before the clock
  51. * framework starts. The "_if_" is to avoid name collisions with the
  52. * PM idle-loop code.
  53. */
  54. int __init omap_pm_if_early_init(struct omap_opp *mpu_opp_table,
  55. struct omap_opp *dsp_opp_table,
  56. struct omap_opp *l3_opp_table);
  57. /**
  58. * omap_pm_if_init - OMAP PM init code called after clock fw init
  59. *
  60. * The main initialization code. OPP tables are passed in here. The
  61. * "_if_" is to avoid name collisions with the PM idle-loop code.
  62. */
  63. int __init omap_pm_if_init(void);
  64. /**
  65. * omap_pm_if_exit - OMAP PM exit code
  66. *
  67. * Exit code; currently unused. The "_if_" is to avoid name
  68. * collisions with the PM idle-loop code.
  69. */
  70. void omap_pm_if_exit(void);
  71. /*
  72. * Device-driver-originated constraints (via board-*.c files, platform_data)
  73. */
  74. /**
  75. * omap_pm_set_max_mpu_wakeup_lat - set the maximum MPU wakeup latency
  76. * @dev: struct device * requesting the constraint
  77. * @t: maximum MPU wakeup latency in microseconds
  78. *
  79. * Request that the maximum interrupt latency for the MPU to be no
  80. * greater than @t microseconds. "Interrupt latency" in this case is
  81. * defined as the elapsed time from the occurrence of a hardware or
  82. * timer interrupt to the time when the device driver's interrupt
  83. * service routine has been entered by the MPU.
  84. *
  85. * It is intended that underlying PM code will use this information to
  86. * determine what power state to put the MPU powerdomain into, and
  87. * possibly the CORE powerdomain as well, since interrupt handling
  88. * code currently runs from SDRAM. Advanced PM or board*.c code may
  89. * also configure interrupt controller priorities, OCP bus priorities,
  90. * CPU speed(s), etc.
  91. *
  92. * This function will not affect device wakeup latency, e.g., time
  93. * elapsed from when a device driver enables a hardware device with
  94. * clk_enable(), to when the device is ready for register access or
  95. * other use. To control this device wakeup latency, use
  96. * omap_pm_set_max_dev_wakeup_lat()
  97. *
  98. * Multiple calls to omap_pm_set_max_mpu_wakeup_lat() will replace the
  99. * previous t value. To remove the latency target for the MPU, call
  100. * with t = -1.
  101. *
  102. * XXX This constraint will be deprecated soon in favor of the more
  103. * general omap_pm_set_max_dev_wakeup_lat()
  104. *
  105. * Returns -EINVAL for an invalid argument, -ERANGE if the constraint
  106. * is not satisfiable, or 0 upon success.
  107. */
  108. int omap_pm_set_max_mpu_wakeup_lat(struct device *dev, long t);
  109. /**
  110. * omap_pm_set_min_bus_tput - set minimum bus throughput needed by device
  111. * @dev: struct device * requesting the constraint
  112. * @tbus_id: interconnect to operate on (OCP_{INITIATOR,TARGET}_AGENT)
  113. * @r: minimum throughput (in KiB/s)
  114. *
  115. * Request that the minimum data throughput on the OCP interconnect
  116. * attached to device @dev interconnect agent @tbus_id be no less
  117. * than @r KiB/s.
  118. *
  119. * It is expected that the OMAP PM or bus code will use this
  120. * information to set the interconnect clock to run at the lowest
  121. * possible speed that satisfies all current system users. The PM or
  122. * bus code will adjust the estimate based on its model of the bus, so
  123. * device driver authors should attempt to specify an accurate
  124. * quantity for their device use case, and let the PM or bus code
  125. * overestimate the numbers as necessary to handle request/response
  126. * latency, other competing users on the system, etc. On OMAP2/3, if
  127. * a driver requests a minimum L4 interconnect speed constraint, the
  128. * code will also need to add an minimum L3 interconnect speed
  129. * constraint,
  130. *
  131. * Multiple calls to omap_pm_set_min_bus_tput() will replace the
  132. * previous rate value for this device. To remove the interconnect
  133. * throughput restriction for this device, call with r = 0.
  134. *
  135. * Returns -EINVAL for an invalid argument, -ERANGE if the constraint
  136. * is not satisfiable, or 0 upon success.
  137. */
  138. int omap_pm_set_min_bus_tput(struct device *dev, u8 agent_id, unsigned long r);
  139. /**
  140. * omap_pm_set_max_dev_wakeup_lat - set the maximum device enable latency
  141. * @req_dev: struct device * requesting the constraint, or NULL if none
  142. * @dev: struct device * to set the constraint one
  143. * @t: maximum device wakeup latency in microseconds
  144. *
  145. * Request that the maximum amount of time necessary for a device @dev
  146. * to become accessible after its clocks are enabled should be no
  147. * greater than @t microseconds. Specifically, this represents the
  148. * time from when a device driver enables device clocks with
  149. * clk_enable(), to when the register reads and writes on the device
  150. * will succeed. This function should be called before clk_disable()
  151. * is called, since the power state transition decision may be made
  152. * during clk_disable().
  153. *
  154. * It is intended that underlying PM code will use this information to
  155. * determine what power state to put the powerdomain enclosing this
  156. * device into.
  157. *
  158. * Multiple calls to omap_pm_set_max_dev_wakeup_lat() will replace the
  159. * previous wakeup latency values for this device. To remove the
  160. * wakeup latency restriction for this device, call with t = -1.
  161. *
  162. * Returns -EINVAL for an invalid argument, -ERANGE if the constraint
  163. * is not satisfiable, or 0 upon success.
  164. */
  165. int omap_pm_set_max_dev_wakeup_lat(struct device *req_dev, struct device *dev,
  166. long t);
  167. /**
  168. * omap_pm_set_max_sdma_lat - set the maximum system DMA transfer start latency
  169. * @dev: struct device *
  170. * @t: maximum DMA transfer start latency in microseconds
  171. *
  172. * Request that the maximum system DMA transfer start latency for this
  173. * device 'dev' should be no greater than 't' microseconds. "DMA
  174. * transfer start latency" here is defined as the elapsed time from
  175. * when a device (e.g., McBSP) requests that a system DMA transfer
  176. * start or continue, to the time at which data starts to flow into
  177. * that device from the system DMA controller.
  178. *
  179. * It is intended that underlying PM code will use this information to
  180. * determine what power state to put the CORE powerdomain into.
  181. *
  182. * Since system DMA transfers may not involve the MPU, this function
  183. * will not affect MPU wakeup latency. Use set_max_cpu_lat() to do
  184. * so. Similarly, this function will not affect device wakeup latency
  185. * -- use set_max_dev_wakeup_lat() to affect that.
  186. *
  187. * Multiple calls to set_max_sdma_lat() will replace the previous t
  188. * value for this device. To remove the maximum DMA latency for this
  189. * device, call with t = -1.
  190. *
  191. * Returns -EINVAL for an invalid argument, -ERANGE if the constraint
  192. * is not satisfiable, or 0 upon success.
  193. */
  194. int omap_pm_set_max_sdma_lat(struct device *dev, long t);
  195. /*
  196. * DSP Bridge-specific constraints
  197. */
  198. /**
  199. * omap_pm_dsp_get_opp_table - get OPP->DSP clock frequency table
  200. *
  201. * Intended for use by DSPBridge. Returns an array of OPP->DSP clock
  202. * frequency entries. The final item in the array should have .rate =
  203. * .opp_id = 0.
  204. */
  205. const struct omap_opp *omap_pm_dsp_get_opp_table(void);
  206. /**
  207. * omap_pm_dsp_set_min_opp - receive desired OPP target ID from DSP Bridge
  208. * @opp_id: target DSP OPP ID
  209. *
  210. * Set a minimum OPP ID for the DSP. This is intended to be called
  211. * only from the DSP Bridge MPU-side driver. Unfortunately, the only
  212. * information that code receives from the DSP/BIOS load estimator is the
  213. * target OPP ID; hence, this interface. No return value.
  214. */
  215. void omap_pm_dsp_set_min_opp(u8 opp_id);
  216. /**
  217. * omap_pm_dsp_get_opp - report the current DSP OPP ID
  218. *
  219. * Report the current OPP for the DSP. Since on OMAP3, the DSP and
  220. * MPU share a single voltage domain, the OPP ID returned back may
  221. * represent a higher DSP speed than the OPP requested via
  222. * omap_pm_dsp_set_min_opp().
  223. *
  224. * Returns the current VDD1 OPP ID, or 0 upon error.
  225. */
  226. u8 omap_pm_dsp_get_opp(void);
  227. /*
  228. * CPUFreq-originated constraint
  229. *
  230. * In the future, this should be handled by custom OPP clocktype
  231. * functions.
  232. */
  233. /**
  234. * omap_pm_cpu_get_freq_table - return a cpufreq_frequency_table array ptr
  235. *
  236. * Provide a frequency table usable by CPUFreq for the current chip/board.
  237. * Returns a pointer to a struct cpufreq_frequency_table array or NULL
  238. * upon error.
  239. */
  240. struct cpufreq_frequency_table **omap_pm_cpu_get_freq_table(void);
  241. /**
  242. * omap_pm_cpu_set_freq - set the current minimum MPU frequency
  243. * @f: MPU frequency in Hz
  244. *
  245. * Set the current minimum CPU frequency. The actual CPU frequency
  246. * used could end up higher if the DSP requested a higher OPP.
  247. * Intended to be called by plat-omap/cpu_omap.c:omap_target(). No
  248. * return value.
  249. */
  250. void omap_pm_cpu_set_freq(unsigned long f);
  251. /**
  252. * omap_pm_cpu_get_freq - report the current CPU frequency
  253. *
  254. * Returns the current MPU frequency, or 0 upon error.
  255. */
  256. unsigned long omap_pm_cpu_get_freq(void);
  257. /*
  258. * Device context loss tracking
  259. */
  260. /**
  261. * omap_pm_get_dev_context_loss_count - return count of times dev has lost ctx
  262. * @dev: struct device *
  263. *
  264. * This function returns the number of times that the device @dev has
  265. * lost its internal context. This generally occurs on a powerdomain
  266. * transition to OFF. Drivers use this as an optimization to avoid restoring
  267. * context if the device hasn't lost it. To use, drivers should initially
  268. * call this in their context save functions and store the result. Early in
  269. * the driver's context restore function, the driver should call this function
  270. * again, and compare the result to the stored counter. If they differ, the
  271. * driver must restore device context. If the number of context losses
  272. * exceeds the maximum positive integer, the function will wrap to 0 and
  273. * continue counting. Returns the number of context losses for this device,
  274. * or -EINVAL upon error.
  275. */
  276. int omap_pm_get_dev_context_loss_count(struct device *dev);
  277. #endif