1234567891011121314151617181920212223242526272829303132333435 |
- #ifndef __ASM_I8259_H__
- #define __ASM_I8259_H__
- extern unsigned int cached_irq_mask;
- #define __byte(x,y) (((unsigned char *) &(y))[x])
- #define cached_master_mask (__byte(0, cached_irq_mask))
- #define cached_slave_mask (__byte(1, cached_irq_mask))
- /* i8259A PIC registers */
- #define PIC_MASTER_CMD 0x20
- #define PIC_MASTER_IMR 0x21
- #define PIC_MASTER_ISR PIC_MASTER_CMD
- #define PIC_MASTER_POLL PIC_MASTER_ISR
- #define PIC_MASTER_OCW3 PIC_MASTER_ISR
- #define PIC_SLAVE_CMD 0xa0
- #define PIC_SLAVE_IMR 0xa1
- /* i8259A PIC related value */
- #define PIC_CASCADE_IR 2
- #define MASTER_ICW4_DEFAULT 0x01
- #define SLAVE_ICW4_DEFAULT 0x01
- #define PIC_ICW4_AEOI 2
- extern spinlock_t i8259A_lock;
- extern void init_8259A(int auto_eoi);
- extern void enable_8259A_irq(unsigned int irq);
- extern void disable_8259A_irq(unsigned int irq);
- extern unsigned int startup_8259A_irq(unsigned int irq);
- #define inb_pic inb_p
- #define outb_pic outb_p
- #endif /* __ASM_I8259_H__ */
|