saa7134-dvb.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627
  1. /*
  2. * $Id: saa7134-dvb.c,v 1.18 2005/07/04 16:05:50 mkrufky Exp $
  3. *
  4. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  5. *
  6. * Extended 3 / 2005 by Hartmut Hackmann to support various
  7. * cards with the tda10046 DVB-T channel decoder
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  22. */
  23. #include <linux/init.h>
  24. #include <linux/list.h>
  25. #include <linux/module.h>
  26. #include <linux/kernel.h>
  27. #include <linux/slab.h>
  28. #include <linux/delay.h>
  29. #include <linux/kthread.h>
  30. #include <linux/suspend.h>
  31. #define CONFIG_DVB_MT352 1
  32. #define CONFIG_DVB_TDA1004X 1
  33. #include "saa7134-reg.h"
  34. #include "saa7134.h"
  35. #if CONFIG_DVB_MT352
  36. # include "mt352.h"
  37. # include "mt352_priv.h" /* FIXME */
  38. #endif
  39. #if CONFIG_DVB_TDA1004X
  40. # include "tda1004x.h"
  41. #endif
  42. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  43. MODULE_LICENSE("GPL");
  44. static unsigned int antenna_pwr = 0;
  45. module_param(antenna_pwr, int, 0444);
  46. MODULE_PARM_DESC(antenna_pwr,"enable antenna power (Pinnacle 300i)");
  47. /* ------------------------------------------------------------------ */
  48. #if CONFIG_DVB_MT352
  49. static int pinnacle_antenna_pwr(struct saa7134_dev *dev, int on)
  50. {
  51. u32 ok;
  52. if (!on) {
  53. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  54. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  55. return 0;
  56. }
  57. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  58. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  59. udelay(10);
  60. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 28));
  61. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  62. udelay(10);
  63. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  64. udelay(10);
  65. ok = saa_readl(SAA7134_GPIO_GPSTATUS0) & (1 << 27);
  66. printk("%s: %s %s\n", dev->name, __FUNCTION__,
  67. ok ? "on" : "off");
  68. if (!ok)
  69. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  70. return ok;
  71. }
  72. static int mt352_pinnacle_init(struct dvb_frontend* fe)
  73. {
  74. static u8 clock_config [] = { CLOCK_CTL, 0x3d, 0x28 };
  75. static u8 reset [] = { RESET, 0x80 };
  76. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  77. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 };
  78. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x31 };
  79. static u8 fsm_ctl_cfg[] = { 0x7b, 0x04 };
  80. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x0f };
  81. static u8 scan_ctl_cfg [] = { SCAN_CTL, 0x0d };
  82. static u8 irq_cfg [] = { INTERRUPT_EN_0, 0x00, 0x00, 0x00, 0x00 };
  83. struct saa7134_dev *dev= fe->dvb->priv;
  84. printk("%s: %s called\n",dev->name,__FUNCTION__);
  85. mt352_write(fe, clock_config, sizeof(clock_config));
  86. udelay(200);
  87. mt352_write(fe, reset, sizeof(reset));
  88. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  89. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  90. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  91. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  92. mt352_write(fe, fsm_ctl_cfg, sizeof(fsm_ctl_cfg));
  93. mt352_write(fe, scan_ctl_cfg, sizeof(scan_ctl_cfg));
  94. mt352_write(fe, irq_cfg, sizeof(irq_cfg));
  95. return 0;
  96. }
  97. static int mt352_pinnacle_pll_set(struct dvb_frontend* fe,
  98. struct dvb_frontend_parameters* params,
  99. u8* pllbuf)
  100. {
  101. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  102. static int off = TDA9887_PRESENT | TDA9887_PORT2_ACTIVE;
  103. struct saa7134_dev *dev = fe->dvb->priv;
  104. struct v4l2_frequency f;
  105. /* set frequency (mt2050) */
  106. f.tuner = 0;
  107. f.type = V4L2_TUNER_DIGITAL_TV;
  108. f.frequency = params->frequency / 1000 * 16 / 1000;
  109. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  110. saa7134_i2c_call_clients(dev,VIDIOC_S_FREQUENCY,&f);
  111. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&off);
  112. pinnacle_antenna_pwr(dev, antenna_pwr);
  113. /* mt352 setup */
  114. mt352_pinnacle_init(fe);
  115. pllbuf[0] = 0xc2;
  116. pllbuf[1] = 0x00;
  117. pllbuf[2] = 0x00;
  118. pllbuf[3] = 0x80;
  119. pllbuf[4] = 0x00;
  120. return 0;
  121. }
  122. static struct mt352_config pinnacle_300i = {
  123. .demod_address = 0x3c >> 1,
  124. .adc_clock = 20333,
  125. .if2 = 36150,
  126. .no_tuner = 1,
  127. .demod_init = mt352_pinnacle_init,
  128. .pll_set = mt352_pinnacle_pll_set,
  129. };
  130. #endif
  131. /* ------------------------------------------------------------------ */
  132. #if CONFIG_DVB_TDA1004X
  133. static int philips_tu1216_pll_init(struct dvb_frontend *fe)
  134. {
  135. struct saa7134_dev *dev = fe->dvb->priv;
  136. static u8 tu1216_init[] = { 0x0b, 0xf5, 0x85, 0xab };
  137. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tu1216_init,.len = sizeof(tu1216_init) };
  138. /* setup PLL configuration */
  139. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  140. return -EIO;
  141. msleep(1);
  142. return 0;
  143. }
  144. static int philips_tu1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  145. {
  146. struct saa7134_dev *dev = fe->dvb->priv;
  147. u8 tuner_buf[4];
  148. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,.len =
  149. sizeof(tuner_buf) };
  150. int tuner_frequency = 0;
  151. u8 band, cp, filter;
  152. /* determine charge pump */
  153. tuner_frequency = params->frequency + 36166000;
  154. if (tuner_frequency < 87000000)
  155. return -EINVAL;
  156. else if (tuner_frequency < 130000000)
  157. cp = 3;
  158. else if (tuner_frequency < 160000000)
  159. cp = 5;
  160. else if (tuner_frequency < 200000000)
  161. cp = 6;
  162. else if (tuner_frequency < 290000000)
  163. cp = 3;
  164. else if (tuner_frequency < 420000000)
  165. cp = 5;
  166. else if (tuner_frequency < 480000000)
  167. cp = 6;
  168. else if (tuner_frequency < 620000000)
  169. cp = 3;
  170. else if (tuner_frequency < 830000000)
  171. cp = 5;
  172. else if (tuner_frequency < 895000000)
  173. cp = 7;
  174. else
  175. return -EINVAL;
  176. /* determine band */
  177. if (params->frequency < 49000000)
  178. return -EINVAL;
  179. else if (params->frequency < 161000000)
  180. band = 1;
  181. else if (params->frequency < 444000000)
  182. band = 2;
  183. else if (params->frequency < 861000000)
  184. band = 4;
  185. else
  186. return -EINVAL;
  187. /* setup PLL filter */
  188. switch (params->u.ofdm.bandwidth) {
  189. case BANDWIDTH_6_MHZ:
  190. filter = 0;
  191. break;
  192. case BANDWIDTH_7_MHZ:
  193. filter = 0;
  194. break;
  195. case BANDWIDTH_8_MHZ:
  196. filter = 1;
  197. break;
  198. default:
  199. return -EINVAL;
  200. }
  201. /* calculate divisor
  202. * ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)
  203. */
  204. tuner_frequency = (((params->frequency / 1000) * 6) + 217496) / 1000;
  205. /* setup tuner buffer */
  206. tuner_buf[0] = (tuner_frequency >> 8) & 0x7f;
  207. tuner_buf[1] = tuner_frequency & 0xff;
  208. tuner_buf[2] = 0xca;
  209. tuner_buf[3] = (cp << 5) | (filter << 3) | band;
  210. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  211. return -EIO;
  212. msleep(1);
  213. return 0;
  214. }
  215. static int philips_tu1216_request_firmware(struct dvb_frontend *fe,
  216. const struct firmware **fw, char *name)
  217. {
  218. struct saa7134_dev *dev = fe->dvb->priv;
  219. return request_firmware(fw, name, &dev->pci->dev);
  220. }
  221. static struct tda1004x_config philips_tu1216_config = {
  222. .demod_address = 0x8,
  223. .invert = 1,
  224. .invert_oclk = 1,
  225. .xtal_freq = TDA10046_XTAL_4M,
  226. .agc_config = TDA10046_AGC_DEFAULT,
  227. .if_freq = TDA10046_FREQ_3617,
  228. .pll_init = philips_tu1216_pll_init,
  229. .pll_set = philips_tu1216_pll_set,
  230. .pll_sleep = NULL,
  231. .request_firmware = philips_tu1216_request_firmware,
  232. };
  233. /* ------------------------------------------------------------------ */
  234. static int philips_fmd1216_pll_init(struct dvb_frontend *fe)
  235. {
  236. struct saa7134_dev *dev = fe->dvb->priv;
  237. /* this message is to set up ATC and ALC */
  238. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0xa0 };
  239. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  240. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  241. return -EIO;
  242. msleep(1);
  243. return 0;
  244. }
  245. static void philips_fmd1216_analog(struct dvb_frontend *fe)
  246. {
  247. struct saa7134_dev *dev = fe->dvb->priv;
  248. /* this message actually turns the tuner back to analog mode */
  249. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0x60 };
  250. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  251. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  252. msleep(1);
  253. fmd1216_init[2] = 0x86;
  254. fmd1216_init[3] = 0x54;
  255. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  256. msleep(1);
  257. }
  258. static int philips_fmd1216_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  259. {
  260. struct saa7134_dev *dev = fe->dvb->priv;
  261. u8 tuner_buf[4];
  262. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = tuner_buf,.len =
  263. sizeof(tuner_buf) };
  264. int tuner_frequency = 0;
  265. int divider = 0;
  266. u8 band, mode, cp;
  267. /* determine charge pump */
  268. tuner_frequency = params->frequency + 36130000;
  269. if (tuner_frequency < 87000000)
  270. return -EINVAL;
  271. /* low band */
  272. else if (tuner_frequency < 180000000) {
  273. band = 1;
  274. mode = 7;
  275. cp = 0;
  276. } else if (tuner_frequency < 195000000) {
  277. band = 1;
  278. mode = 6;
  279. cp = 1;
  280. /* mid band */
  281. } else if (tuner_frequency < 366000000) {
  282. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  283. band = 10;
  284. } else {
  285. band = 2;
  286. }
  287. mode = 7;
  288. cp = 0;
  289. } else if (tuner_frequency < 478000000) {
  290. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  291. band = 10;
  292. } else {
  293. band = 2;
  294. }
  295. mode = 6;
  296. cp = 1;
  297. /* high band */
  298. } else if (tuner_frequency < 662000000) {
  299. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  300. band = 12;
  301. } else {
  302. band = 4;
  303. }
  304. mode = 7;
  305. cp = 0;
  306. } else if (tuner_frequency < 840000000) {
  307. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  308. band = 12;
  309. } else {
  310. band = 4;
  311. }
  312. mode = 6;
  313. cp = 1;
  314. } else {
  315. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  316. band = 12;
  317. } else {
  318. band = 4;
  319. }
  320. mode = 7;
  321. cp = 1;
  322. }
  323. /* calculate divisor */
  324. /* ((36166000 + Finput) / 166666) rounded! */
  325. divider = (tuner_frequency + 83333) / 166667;
  326. /* setup tuner buffer */
  327. tuner_buf[0] = (divider >> 8) & 0x7f;
  328. tuner_buf[1] = divider & 0xff;
  329. tuner_buf[2] = 0x80 | (cp << 6) | (mode << 3) | 4;
  330. tuner_buf[3] = 0x40 | band;
  331. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  332. return -EIO;
  333. return 0;
  334. }
  335. static struct tda1004x_config medion_cardbus = {
  336. .demod_address = 0x08,
  337. .invert = 1,
  338. .invert_oclk = 0,
  339. .xtal_freq = TDA10046_XTAL_16M,
  340. .agc_config = TDA10046_AGC_IFO_AUTO_NEG,
  341. .if_freq = TDA10046_FREQ_3613,
  342. .pll_init = philips_fmd1216_pll_init,
  343. .pll_set = philips_fmd1216_pll_set,
  344. .pll_sleep = philips_fmd1216_analog,
  345. .request_firmware = NULL,
  346. };
  347. /* ------------------------------------------------------------------ */
  348. struct tda827x_data {
  349. u32 lomax;
  350. u8 spd;
  351. u8 bs;
  352. u8 bp;
  353. u8 cp;
  354. u8 gc3;
  355. u8 div1p5;
  356. };
  357. static struct tda827x_data tda827x_dvbt[] = {
  358. { .lomax = 62000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  359. { .lomax = 66000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  360. { .lomax = 76000000, .spd = 3, .bs = 1, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  361. { .lomax = 84000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  362. { .lomax = 93000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  363. { .lomax = 98000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  364. { .lomax = 109000000, .spd = 3, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  365. { .lomax = 123000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  366. { .lomax = 133000000, .spd = 2, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  367. { .lomax = 151000000, .spd = 2, .bs = 1, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  368. { .lomax = 154000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  369. { .lomax = 181000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 0, .div1p5 = 0},
  370. { .lomax = 185000000, .spd = 2, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  371. { .lomax = 217000000, .spd = 2, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  372. { .lomax = 244000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  373. { .lomax = 265000000, .spd = 1, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  374. { .lomax = 302000000, .spd = 1, .bs = 1, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  375. { .lomax = 324000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  376. { .lomax = 370000000, .spd = 1, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  377. { .lomax = 454000000, .spd = 1, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  378. { .lomax = 493000000, .spd = 0, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  379. { .lomax = 530000000, .spd = 0, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  380. { .lomax = 554000000, .spd = 0, .bs = 1, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  381. { .lomax = 604000000, .spd = 0, .bs = 1, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  382. { .lomax = 696000000, .spd = 0, .bs = 2, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  383. { .lomax = 740000000, .spd = 0, .bs = 2, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  384. { .lomax = 820000000, .spd = 0, .bs = 3, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  385. { .lomax = 865000000, .spd = 0, .bs = 3, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  386. { .lomax = 0, .spd = 0, .bs = 0, .bp = 0, .cp = 0, .gc3 = 0, .div1p5 = 0}
  387. };
  388. static int philips_tda827x_pll_init(struct dvb_frontend *fe)
  389. {
  390. return 0;
  391. }
  392. static int philips_tda827x_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  393. {
  394. struct saa7134_dev *dev = fe->dvb->priv;
  395. u8 tuner_buf[14];
  396. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,
  397. .len = sizeof(tuner_buf) };
  398. int i, tuner_freq, if_freq;
  399. u32 N;
  400. switch (params->u.ofdm.bandwidth) {
  401. case BANDWIDTH_6_MHZ:
  402. if_freq = 4000000;
  403. break;
  404. case BANDWIDTH_7_MHZ:
  405. if_freq = 4500000;
  406. break;
  407. default: /* 8 MHz or Auto */
  408. if_freq = 5000000;
  409. break;
  410. }
  411. tuner_freq = params->frequency + if_freq;
  412. i = 0;
  413. while (tda827x_dvbt[i].lomax < tuner_freq) {
  414. if(tda827x_dvbt[i + 1].lomax == 0)
  415. break;
  416. i++;
  417. }
  418. N = ((tuner_freq + 125000) / 250000) << (tda827x_dvbt[i].spd + 2);
  419. tuner_buf[0] = 0;
  420. tuner_buf[1] = (N>>8) | 0x40;
  421. tuner_buf[2] = N & 0xff;
  422. tuner_buf[3] = 0;
  423. tuner_buf[4] = 0x52;
  424. tuner_buf[5] = (tda827x_dvbt[i].spd << 6) + (tda827x_dvbt[i].div1p5 << 5) +
  425. (tda827x_dvbt[i].bs << 3) + tda827x_dvbt[i].bp;
  426. tuner_buf[6] = (tda827x_dvbt[i].gc3 << 4) + 0x8f;
  427. tuner_buf[7] = 0xbf;
  428. tuner_buf[8] = 0x2a;
  429. tuner_buf[9] = 0x05;
  430. tuner_buf[10] = 0xff;
  431. tuner_buf[11] = 0x00;
  432. tuner_buf[12] = 0x00;
  433. tuner_buf[13] = 0x40;
  434. tuner_msg.len = 14;
  435. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  436. return -EIO;
  437. msleep(500);
  438. /* correct CP value */
  439. tuner_buf[0] = 0x30;
  440. tuner_buf[1] = 0x50 + tda827x_dvbt[i].cp;
  441. tuner_msg.len = 2;
  442. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  443. return 0;
  444. }
  445. static void philips_tda827x_pll_sleep(struct dvb_frontend *fe)
  446. {
  447. struct saa7134_dev *dev = fe->dvb->priv;
  448. static u8 tda827x_sleep[] = { 0x30, 0xd0};
  449. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tda827x_sleep,
  450. .len = sizeof(tda827x_sleep) };
  451. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  452. }
  453. static struct tda1004x_config tda827x_lifeview_config = {
  454. .demod_address = 0x08,
  455. .invert = 1,
  456. .invert_oclk = 0,
  457. .xtal_freq = TDA10046_XTAL_16M,
  458. .agc_config = TDA10046_AGC_TDA827X,
  459. .if_freq = TDA10046_FREQ_045,
  460. .pll_init = philips_tda827x_pll_init,
  461. .pll_set = philips_tda827x_pll_set,
  462. .pll_sleep = philips_tda827x_pll_sleep,
  463. .request_firmware = NULL,
  464. };
  465. #endif
  466. /* ------------------------------------------------------------------ */
  467. static int dvb_init(struct saa7134_dev *dev)
  468. {
  469. /* init struct videobuf_dvb */
  470. dev->ts.nr_bufs = 32;
  471. dev->ts.nr_packets = 32*4;
  472. dev->dvb.name = dev->name;
  473. videobuf_queue_init(&dev->dvb.dvbq, &saa7134_ts_qops,
  474. dev->pci, &dev->slock,
  475. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  476. V4L2_FIELD_ALTERNATE,
  477. sizeof(struct saa7134_buf),
  478. dev);
  479. switch (dev->board) {
  480. #if CONFIG_DVB_MT352
  481. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  482. printk("%s: pinnacle 300i dvb setup\n",dev->name);
  483. dev->dvb.frontend = mt352_attach(&pinnacle_300i,
  484. &dev->i2c_adap);
  485. break;
  486. #endif
  487. #if CONFIG_DVB_TDA1004X
  488. case SAA7134_BOARD_MD7134:
  489. dev->dvb.frontend = tda10046_attach(&medion_cardbus,
  490. &dev->i2c_adap);
  491. break;
  492. case SAA7134_BOARD_PHILIPS_TOUGH:
  493. dev->dvb.frontend = tda10046_attach(&philips_tu1216_config,
  494. &dev->i2c_adap);
  495. break;
  496. case SAA7134_BOARD_FLYDVBTDUO:
  497. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  498. &dev->i2c_adap);
  499. break;
  500. case SAA7134_BOARD_THYPHOON_DVBT_DUO_CARDBUS:
  501. dev->dvb.frontend = tda10046_attach(&tda827x_lifeview_config,
  502. &dev->i2c_adap);
  503. break;
  504. #endif
  505. default:
  506. printk("%s: Huh? unknown DVB card?\n",dev->name);
  507. break;
  508. }
  509. if (NULL == dev->dvb.frontend) {
  510. printk("%s: frontend initialization failed\n",dev->name);
  511. return -1;
  512. }
  513. /* register everything else */
  514. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev);
  515. }
  516. static int dvb_fini(struct saa7134_dev *dev)
  517. {
  518. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  519. switch (dev->board) {
  520. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  521. /* otherwise we don't detect the tuner on next insmod */
  522. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  523. break;
  524. };
  525. videobuf_dvb_unregister(&dev->dvb);
  526. return 0;
  527. }
  528. static struct saa7134_mpeg_ops dvb_ops = {
  529. .type = SAA7134_MPEG_DVB,
  530. .init = dvb_init,
  531. .fini = dvb_fini,
  532. };
  533. static int __init dvb_register(void)
  534. {
  535. return saa7134_ts_register(&dvb_ops);
  536. }
  537. static void __exit dvb_unregister(void)
  538. {
  539. saa7134_ts_unregister(&dvb_ops);
  540. }
  541. module_init(dvb_register);
  542. module_exit(dvb_unregister);
  543. /* ------------------------------------------------------------------ */
  544. /*
  545. * Local variables:
  546. * c-basic-offset: 8
  547. * End:
  548. */