cx23885.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485
  1. /*
  2. * Driver for the Conexant CX23885 PCIe bridge
  3. *
  4. * Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. *
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  20. */
  21. #include <linux/pci.h>
  22. #include <linux/i2c.h>
  23. #include <linux/i2c-algo-bit.h>
  24. #include <linux/kdev_t.h>
  25. #include <media/v4l2-common.h>
  26. #include <media/tuner.h>
  27. #include <media/tveeprom.h>
  28. #include <media/videobuf-dma-sg.h>
  29. #include <media/videobuf-dvb.h>
  30. #include "btcx-risc.h"
  31. #include "cx23885-reg.h"
  32. #include "media/cx2341x.h"
  33. #include <linux/version.h>
  34. #include <linux/mutex.h>
  35. #define CX23885_VERSION_CODE KERNEL_VERSION(0, 0, 1)
  36. #define UNSET (-1U)
  37. #define CX23885_MAXBOARDS 8
  38. /* Max number of inputs by card */
  39. #define MAX_CX23885_INPUT 8
  40. #define INPUT(nr) (&cx23885_boards[dev->board].input[nr])
  41. #define RESOURCE_OVERLAY 1
  42. #define RESOURCE_VIDEO 2
  43. #define RESOURCE_VBI 4
  44. #define BUFFER_TIMEOUT (HZ) /* 0.5 seconds */
  45. #define CX23885_BOARD_NOAUTO UNSET
  46. #define CX23885_BOARD_UNKNOWN 0
  47. #define CX23885_BOARD_HAUPPAUGE_HVR1800lp 1
  48. #define CX23885_BOARD_HAUPPAUGE_HVR1800 2
  49. #define CX23885_BOARD_HAUPPAUGE_HVR1250 3
  50. #define CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP 4
  51. #define CX23885_BOARD_HAUPPAUGE_HVR1500Q 5
  52. #define CX23885_BOARD_HAUPPAUGE_HVR1500 6
  53. #define CX23885_BOARD_HAUPPAUGE_HVR1200 7
  54. #define CX23885_BOARD_HAUPPAUGE_HVR1700 8
  55. #define CX23885_BOARD_HAUPPAUGE_HVR1400 9
  56. #define CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP 10
  57. #define CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP 11
  58. #define CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H 12
  59. /* Currently unsupported by the driver: PAL/H, NTSC/Kr, SECAM B/G/H/LC */
  60. #define CX23885_NORMS (\
  61. V4L2_STD_NTSC_M | V4L2_STD_NTSC_M_JP | V4L2_STD_NTSC_443 | \
  62. V4L2_STD_PAL_BG | V4L2_STD_PAL_DK | V4L2_STD_PAL_I | \
  63. V4L2_STD_PAL_M | V4L2_STD_PAL_N | V4L2_STD_PAL_Nc | \
  64. V4L2_STD_PAL_60 | V4L2_STD_SECAM_L | V4L2_STD_SECAM_DK)
  65. struct cx23885_fmt {
  66. char *name;
  67. u32 fourcc; /* v4l2 format id */
  68. int depth;
  69. int flags;
  70. u32 cxformat;
  71. };
  72. struct cx23885_ctrl {
  73. struct v4l2_queryctrl v;
  74. u32 off;
  75. u32 reg;
  76. u32 mask;
  77. u32 shift;
  78. };
  79. struct cx23885_tvnorm {
  80. char *name;
  81. v4l2_std_id id;
  82. u32 cxiformat;
  83. u32 cxoformat;
  84. };
  85. struct cx23885_fh {
  86. struct cx23885_dev *dev;
  87. enum v4l2_buf_type type;
  88. int radio;
  89. u32 resources;
  90. /* video overlay */
  91. struct v4l2_window win;
  92. struct v4l2_clip *clips;
  93. unsigned int nclips;
  94. /* video capture */
  95. struct cx23885_fmt *fmt;
  96. unsigned int width, height;
  97. /* vbi capture */
  98. struct videobuf_queue vidq;
  99. struct videobuf_queue vbiq;
  100. /* MPEG Encoder specifics ONLY */
  101. struct videobuf_queue mpegq;
  102. atomic_t v4l_reading;
  103. };
  104. enum cx23885_itype {
  105. CX23885_VMUX_COMPOSITE1 = 1,
  106. CX23885_VMUX_COMPOSITE2,
  107. CX23885_VMUX_COMPOSITE3,
  108. CX23885_VMUX_COMPOSITE4,
  109. CX23885_VMUX_SVIDEO,
  110. CX23885_VMUX_TELEVISION,
  111. CX23885_VMUX_CABLE,
  112. CX23885_VMUX_DVB,
  113. CX23885_VMUX_DEBUG,
  114. CX23885_RADIO,
  115. };
  116. enum cx23885_src_sel_type {
  117. CX23885_SRC_SEL_EXT_656_VIDEO = 0,
  118. CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO
  119. };
  120. /* buffer for one video frame */
  121. struct cx23885_buffer {
  122. /* common v4l buffer stuff -- must be first */
  123. struct videobuf_buffer vb;
  124. /* cx23885 specific */
  125. unsigned int bpl;
  126. struct btcx_riscmem risc;
  127. struct cx23885_fmt *fmt;
  128. u32 count;
  129. };
  130. struct cx23885_input {
  131. enum cx23885_itype type;
  132. unsigned int vmux;
  133. u32 gpio0, gpio1, gpio2, gpio3;
  134. };
  135. typedef enum {
  136. CX23885_MPEG_UNDEFINED = 0,
  137. CX23885_MPEG_DVB,
  138. CX23885_ANALOG_VIDEO,
  139. CX23885_MPEG_ENCODER,
  140. } port_t;
  141. struct cx23885_board {
  142. char *name;
  143. port_t porta, portb, portc;
  144. unsigned int tuner_type;
  145. unsigned int radio_type;
  146. unsigned char tuner_addr;
  147. unsigned char radio_addr;
  148. /* Vendors can and do run the PCIe bridge at different
  149. * clock rates, driven physically by crystals on the PCBs.
  150. * The core has to accomodate this. This allows the user
  151. * to add new boards with new frequencys. The value is
  152. * expressed in Hz.
  153. *
  154. * The core framework will default this value based on
  155. * current designs, but it can vary.
  156. */
  157. u32 clk_freq;
  158. struct cx23885_input input[MAX_CX23885_INPUT];
  159. };
  160. struct cx23885_subid {
  161. u16 subvendor;
  162. u16 subdevice;
  163. u32 card;
  164. };
  165. struct cx23885_i2c {
  166. struct cx23885_dev *dev;
  167. int nr;
  168. /* i2c i/o */
  169. struct i2c_adapter i2c_adap;
  170. struct i2c_algo_bit_data i2c_algo;
  171. struct i2c_client i2c_client;
  172. u32 i2c_rc;
  173. /* 885 registers used for raw addess */
  174. u32 i2c_period;
  175. u32 reg_ctrl;
  176. u32 reg_stat;
  177. u32 reg_addr;
  178. u32 reg_rdata;
  179. u32 reg_wdata;
  180. };
  181. struct cx23885_dmaqueue {
  182. struct list_head active;
  183. struct list_head queued;
  184. struct timer_list timeout;
  185. struct btcx_riscmem stopper;
  186. u32 count;
  187. };
  188. struct cx23885_tsport {
  189. struct cx23885_dev *dev;
  190. int nr;
  191. int sram_chno;
  192. struct videobuf_dvb_frontends frontends;
  193. /* dma queues */
  194. struct cx23885_dmaqueue mpegq;
  195. u32 ts_packet_size;
  196. u32 ts_packet_count;
  197. int width;
  198. int height;
  199. spinlock_t slock;
  200. /* registers */
  201. u32 reg_gpcnt;
  202. u32 reg_gpcnt_ctl;
  203. u32 reg_dma_ctl;
  204. u32 reg_lngth;
  205. u32 reg_hw_sop_ctrl;
  206. u32 reg_gen_ctrl;
  207. u32 reg_bd_pkt_status;
  208. u32 reg_sop_status;
  209. u32 reg_fifo_ovfl_stat;
  210. u32 reg_vld_misc;
  211. u32 reg_ts_clk_en;
  212. u32 reg_ts_int_msk;
  213. u32 reg_ts_int_stat;
  214. u32 reg_src_sel;
  215. /* Default register vals */
  216. int pci_irqmask;
  217. u32 dma_ctl_val;
  218. u32 ts_int_msk_val;
  219. u32 gen_ctrl_val;
  220. u32 ts_clk_en_val;
  221. u32 src_sel_val;
  222. u32 vld_misc_val;
  223. u32 hw_sop_ctrl_val;
  224. /* Allow a single tsport to have multiple frontends */
  225. u32 num_frontends;
  226. };
  227. struct cx23885_dev {
  228. struct list_head devlist;
  229. atomic_t refcount;
  230. /* pci stuff */
  231. struct pci_dev *pci;
  232. unsigned char pci_rev, pci_lat;
  233. int pci_bus, pci_slot;
  234. u32 __iomem *lmmio;
  235. u8 __iomem *bmmio;
  236. int pci_irqmask;
  237. int hwrevision;
  238. /* This valud is board specific and is used to configure the
  239. * AV core so we see nice clean and stable video and audio. */
  240. u32 clk_freq;
  241. /* I2C adapters: Master 1 & 2 (External) & Master 3 (Internal only) */
  242. struct cx23885_i2c i2c_bus[3];
  243. int nr;
  244. struct mutex lock;
  245. /* board details */
  246. unsigned int board;
  247. char name[32];
  248. struct cx23885_tsport ts1, ts2;
  249. /* sram configuration */
  250. struct sram_channel *sram_channels;
  251. enum {
  252. CX23885_BRIDGE_UNDEFINED = 0,
  253. CX23885_BRIDGE_885 = 885,
  254. CX23885_BRIDGE_887 = 887,
  255. } bridge;
  256. /* Analog video */
  257. u32 resources;
  258. unsigned int input;
  259. u32 tvaudio;
  260. v4l2_std_id tvnorm;
  261. unsigned int tuner_type;
  262. unsigned char tuner_addr;
  263. unsigned int radio_type;
  264. unsigned char radio_addr;
  265. unsigned int has_radio;
  266. /* V4l */
  267. u32 freq;
  268. struct video_device *video_dev;
  269. struct video_device *vbi_dev;
  270. struct video_device *radio_dev;
  271. struct cx23885_dmaqueue vidq;
  272. struct cx23885_dmaqueue vbiq;
  273. spinlock_t slock;
  274. /* MPEG Encoder ONLY settings */
  275. u32 cx23417_mailbox;
  276. struct cx2341x_mpeg_params mpeg_params;
  277. struct video_device *v4l_device;
  278. atomic_t v4l_reader_count;
  279. struct cx23885_tvnorm encodernorm;
  280. };
  281. extern struct list_head cx23885_devlist;
  282. #define SRAM_CH01 0 /* Video A */
  283. #define SRAM_CH02 1 /* VBI A */
  284. #define SRAM_CH03 2 /* Video B */
  285. #define SRAM_CH04 3 /* Transport via B */
  286. #define SRAM_CH05 4 /* VBI B */
  287. #define SRAM_CH06 5 /* Video C */
  288. #define SRAM_CH07 6 /* Transport via C */
  289. #define SRAM_CH08 7 /* Audio Internal A */
  290. #define SRAM_CH09 8 /* Audio Internal B */
  291. #define SRAM_CH10 9 /* Audio External */
  292. #define SRAM_CH11 10 /* COMB_3D_N */
  293. #define SRAM_CH12 11 /* Comb 3D N1 */
  294. #define SRAM_CH13 12 /* Comb 3D N2 */
  295. #define SRAM_CH14 13 /* MOE Vid */
  296. #define SRAM_CH15 14 /* MOE RSLT */
  297. struct sram_channel {
  298. char *name;
  299. u32 cmds_start;
  300. u32 ctrl_start;
  301. u32 cdt;
  302. u32 fifo_start;;
  303. u32 fifo_size;
  304. u32 ptr1_reg;
  305. u32 ptr2_reg;
  306. u32 cnt1_reg;
  307. u32 cnt2_reg;
  308. u32 jumponly;
  309. };
  310. /* ----------------------------------------------------------- */
  311. #define cx_read(reg) readl(dev->lmmio + ((reg)>>2))
  312. #define cx_write(reg, value) writel((value), dev->lmmio + ((reg)>>2))
  313. #define cx_andor(reg, mask, value) \
  314. writel((readl(dev->lmmio+((reg)>>2)) & ~(mask)) |\
  315. ((value) & (mask)), dev->lmmio+((reg)>>2))
  316. #define cx_set(reg, bit) cx_andor((reg), (bit), (bit))
  317. #define cx_clear(reg, bit) cx_andor((reg), (bit), 0)
  318. /* ----------------------------------------------------------- */
  319. /* cx23885-core.c */
  320. extern int cx23885_sram_channel_setup(struct cx23885_dev *dev,
  321. struct sram_channel *ch,
  322. unsigned int bpl, u32 risc);
  323. extern void cx23885_sram_channel_dump(struct cx23885_dev *dev,
  324. struct sram_channel *ch);
  325. extern int cx23885_risc_stopper(struct pci_dev *pci, struct btcx_riscmem *risc,
  326. u32 reg, u32 mask, u32 value);
  327. extern int cx23885_risc_buffer(struct pci_dev *pci, struct btcx_riscmem *risc,
  328. struct scatterlist *sglist,
  329. unsigned int top_offset, unsigned int bottom_offset,
  330. unsigned int bpl, unsigned int padding, unsigned int lines);
  331. void cx23885_cancel_buffers(struct cx23885_tsport *port);
  332. extern int cx23885_restart_queue(struct cx23885_tsport *port,
  333. struct cx23885_dmaqueue *q);
  334. extern void cx23885_wakeup(struct cx23885_tsport *port,
  335. struct cx23885_dmaqueue *q, u32 count);
  336. /* ----------------------------------------------------------- */
  337. /* cx23885-cards.c */
  338. extern struct cx23885_board cx23885_boards[];
  339. extern const unsigned int cx23885_bcount;
  340. extern struct cx23885_subid cx23885_subids[];
  341. extern const unsigned int cx23885_idcount;
  342. extern int cx23885_tuner_callback(void *priv, int component,
  343. int command, int arg);
  344. extern void cx23885_card_list(struct cx23885_dev *dev);
  345. extern int cx23885_ir_init(struct cx23885_dev *dev);
  346. extern void cx23885_gpio_setup(struct cx23885_dev *dev);
  347. extern void cx23885_card_setup(struct cx23885_dev *dev);
  348. extern void cx23885_card_setup_pre_i2c(struct cx23885_dev *dev);
  349. extern int cx23885_dvb_register(struct cx23885_tsport *port);
  350. extern int cx23885_dvb_unregister(struct cx23885_tsport *port);
  351. extern int cx23885_buf_prepare(struct videobuf_queue *q,
  352. struct cx23885_tsport *port,
  353. struct cx23885_buffer *buf,
  354. enum v4l2_field field);
  355. extern void cx23885_buf_queue(struct cx23885_tsport *port,
  356. struct cx23885_buffer *buf);
  357. extern void cx23885_free_buffer(struct videobuf_queue *q,
  358. struct cx23885_buffer *buf);
  359. /* ----------------------------------------------------------- */
  360. /* cx23885-video.c */
  361. /* Video */
  362. extern int cx23885_video_register(struct cx23885_dev *dev);
  363. extern void cx23885_video_unregister(struct cx23885_dev *dev);
  364. extern int cx23885_video_irq(struct cx23885_dev *dev, u32 status);
  365. /* ----------------------------------------------------------- */
  366. /* cx23885-vbi.c */
  367. extern int cx23885_vbi_fmt(struct file *file, void *priv,
  368. struct v4l2_format *f);
  369. extern void cx23885_vbi_timeout(unsigned long data);
  370. extern struct videobuf_queue_ops cx23885_vbi_qops;
  371. /* cx23885-i2c.c */
  372. extern int cx23885_i2c_register(struct cx23885_i2c *bus);
  373. extern int cx23885_i2c_unregister(struct cx23885_i2c *bus);
  374. extern void cx23885_call_i2c_clients(struct cx23885_i2c *bus, unsigned int cmd,
  375. void *arg);
  376. extern void cx23885_av_clk(struct cx23885_dev *dev, int enable);
  377. /* ----------------------------------------------------------- */
  378. /* cx23885-417.c */
  379. extern int cx23885_417_register(struct cx23885_dev *dev);
  380. extern void cx23885_417_unregister(struct cx23885_dev *dev);
  381. extern int cx23885_irq_417(struct cx23885_dev *dev, u32 status);
  382. extern void cx23885_417_check_encoder(struct cx23885_dev *dev);
  383. extern void cx23885_mc417_init(struct cx23885_dev *dev);
  384. extern int mc417_memory_read(struct cx23885_dev *dev, u32 address, u32 *value);
  385. extern int mc417_memory_write(struct cx23885_dev *dev, u32 address, u32 value);
  386. /* ----------------------------------------------------------- */
  387. /* tv norms */
  388. static inline unsigned int norm_maxw(v4l2_std_id norm)
  389. {
  390. return (norm & (V4L2_STD_MN & ~V4L2_STD_PAL_Nc)) ? 720 : 768;
  391. }
  392. static inline unsigned int norm_maxh(v4l2_std_id norm)
  393. {
  394. return (norm & V4L2_STD_625_50) ? 576 : 480;
  395. }
  396. static inline unsigned int norm_swidth(v4l2_std_id norm)
  397. {
  398. return (norm & (V4L2_STD_MN & ~V4L2_STD_PAL_Nc)) ? 754 : 922;
  399. }